General Description
The SC2200 belongs to the 4th-generation family of RF PA linearizers (RFPAL) that provides increased integration and functionality over the previous generations. The device is a dual-path linearizer that is a fully-adaptive, RFIN/RFOUT predistortion linearization solution optimized for a wide range of amplifiers, power levels, and communication protocols. It supports 2G to 4G standards (FDD and TDD) from 698MHz to 2700MHz as well as an expanded range of signal bandwidths from 60MHz down to 1.2MHz. The SC2200 accepts single-ended RF signals to eliminate baluns and features a mirrored pinout facilitating design of both paths. The device uses the PA output and input signals to adaptively generate an optimized correction function to minimize the PA's distortion. Using RF-domain analog signal processing enables the SC2200 to operate over wide bandwidths and with very low power consumption. The dual linearizer is optimized for high-performance MIMO applications, including small cells, active antenna, and distributed antenna systems.

Applications
- Cellular Infrastructure
  - Single/Multicarrier, Multistandard: CDMA/EVDO, TD-SCDMA, WiMAX, WCDMA/HSDPA, LTE, and TD-LTE
  - BTS Amplifiers, RRH, Booster Amplifiers, Repeaters, Small Cells, Microcells, Picocells, DAS, AAS and MIMO Systems
- Wide Range of PAs and Output Power
  - Amplifier: Class A/AB, Doherty
  - Average PA Output Power Examples:
    - Cellular Infrastructure: 27dBm to 40dBm
    - PA Process: LDMOS, GaN, HBT, GaAs and InGaP

Benefits
- Ease of Use
  - Integrated RFIN/RFOUT Solution
- Smaller Total System Form Factor (24mm x 26mm)
- Reduces System Power Consumption and OPEX
- Reduces BOM Costs and Total Volume
  - Smaller Power Supply, Heat Sink, and Enclosure
  - Lower Back-Off Reduces Transistor Costs

Features
- Frequency Range: 698MHz–2700MHz
- Integrated Preamp and Single-Ended RF I/Os
- Single +1.8V Supply Voltage
- External Reference Clock Support:
  - 10, 13, 15.36, 19.2, 20, 26, and 30.72MHz
- Packaged in 11mm x 11mm SAWN QFN Package
- Operating Case Temperature: -40°C to +100°C
- RoHS, Green, REACH, and ISO9001 Compliant
- Dual-Path RFIN/RFOUT Linearizer in CMOS SoC
- Fully Adaptive Correction
- Up to 28dB ACLR and 38dB IMD Improvement (1)
- 1.2MHz < BWSIG ≤ 60MHz
- Power Consumption:
  - Duty-Cycled (10%) Feedback: 1500mW (Dual-Path)
  - 100% Adaptation: 1.95W (Dual-Path)

Ordering Information and Block Diagram appears at end of data sheet.
### Absolute Maximum Ratings

Supply Voltage (AVDD18 to GND) \(-0.2\text{V to } +2.2\text{V}\)  
Supply Voltage (DVDD18 to GND) \(-0.2\text{V to } +2.2\text{V}\)  
Supply Voltage (VDDIO to GND) \(-0.2\text{V to } +2.2\text{V}\)  
Input Voltage (1.8V pins) \(-0.2\text{V to } V_{DD18} + 0.2\text{V}\)  
Input Voltage (VDDIO pins) \(-0.2\text{V to } V_{DDIO} + 0.2\text{V}\)  
Input to RF Inputs (RMS) \(+0\text{dBm}\)  
Junction Temperature \(+150°C\)  
Storage Temperature \(-65°C \text{ to } +150°C\)  
Operating Case Temperature \(-40°C \text{ to } +100°C\)

Warning: Any stress beyond the ranges indicated may damage the device permanently. The specified stress ratings do not imply functional performance in these ranges. Exposure of the device to the absolute maximum ratings for extended periods of time is likely to degrade the reliability of this product.

### DC Characteristics

<table>
<thead>
<tr>
<th>PARAMETER (Note 1)</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage (DVDDIO to GND)</td>
<td>1.7</td>
<td>1.8</td>
<td>1.9</td>
<td>V</td>
</tr>
<tr>
<td>Supply Voltage (AVDD18 to GND)</td>
<td>1.7</td>
<td>1.8</td>
<td>1.9</td>
<td>V</td>
</tr>
<tr>
<td>Supply Voltage (DVDD18 to GND)</td>
<td>1.7</td>
<td>1.8</td>
<td>1.9</td>
<td>V</td>
</tr>
<tr>
<td>Supply Peak Current (DVDDIO to GND) (Notes 2, 3, 5, 6)</td>
<td>50</td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>Supply Peak Current (AVDD18 to GND) (Notes 1, 2, 3, 5)</td>
<td>1300</td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>Supply Peak Current (DVDD18 to GND) (Notes 1, 2, 3, 5)</td>
<td>400</td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>Average Power Dissipation: Full-Speed Adaptation (Notes 3, 4, 6)</td>
<td>1950</td>
<td></td>
<td></td>
<td>mW</td>
</tr>
<tr>
<td>Average Power Dissipation: Duty-Cycled Feedback (Notes 3, 5, 6)</td>
<td>1500</td>
<td></td>
<td></td>
<td>mW</td>
</tr>
</tbody>
</table>

Note 1: All specifications in this table apply to both paths being enabled.
Note 2: Peak current includes supply decoupling network. Refer to the Hardware Design Guide for sizing of the voltage regulators.
Note 3: Characterized at over operating voltages, case temperature with 20MHz input signal BW, and V_{DVDDIO} = 1.8V.
Note 4: Continuous adaptation, tracking (100% duty cycled feedback), and advanced features active or inactive.
Note 5: Duty-cycled feedback power dissipations averaged over on time of 100ms (9%) and off time of 1.0s (91%).
Note 6: Power dissipation can be FW dependent. Refer to the FW release notes for any changes to values listed above.

### Radio Frequency Signals

( Operation at T_A = +25°C, V_{AVDD18} = 1.8V, V_{DVDDIO} = 1.8V, V_{DVDD18} = 1.8V and 20MHz external clock, unless otherwise specified.)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating Frequency (Note 7)</td>
<td>f</td>
<td></td>
<td>698</td>
<td>2700</td>
<td></td>
<td>MHz</td>
</tr>
<tr>
<td>Input Signal Bandwidth (Note 8)</td>
<td>BW_SIG</td>
<td>Relative to -3dBm at RFOUT</td>
<td>1.2</td>
<td>60</td>
<td></td>
<td>MHz</td>
</tr>
<tr>
<td>Noise Power</td>
<td></td>
<td></td>
<td>-137</td>
<td></td>
<td></td>
<td>dBm/Hz</td>
</tr>
<tr>
<td>RFINLY-RFOUT Preamp Gain</td>
<td>G</td>
<td>When set to default FW settings</td>
<td>10</td>
<td></td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>RFINLY-RFOUT Deviation from T_C = +25°C</td>
<td>G_TEMPDEV</td>
<td>T_C = -40°C to +100°C at 2140MHz</td>
<td></td>
<td>+1</td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td></td>
<td></td>
<td>T_C = -40°C to +100°C at 2700MHz</td>
<td></td>
<td>-2</td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>Path A/B Isolation</td>
<td>ISO</td>
<td>At 2700MHz</td>
<td>43</td>
<td></td>
<td></td>
<td>dB</td>
</tr>
</tbody>
</table>

Note 7: See the Operating Frequency Range table for frequency limits of each defined band.
Note 8: Correction performance across range of input signal BWs also depends on PA output power and carrier configuration.
### RF Range for Maximum Correction—698MHz to 2700MHz
(Operation at $T_A = +25^\circ C$, $V_{AVDD18} = 1.8V$, $V_{DVDDIO} = 1.8V$, $V_{DVDD18} = 1.8V$ and 20MHz external clock, unless otherwise specified.)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>RFIN Peak Power (Note 9)</td>
<td>$P_{\text{RFIN}_\text{PKL}}$</td>
<td>698MHz–2200MHz (Note 10)</td>
<td>-3</td>
<td>0</td>
<td>3</td>
<td>dBm</td>
</tr>
<tr>
<td></td>
<td>$P_{\text{RFIN}_\text{PKH}}$</td>
<td>2200MHz–2700MHz (Note 10)</td>
<td>-3</td>
<td>0</td>
<td>3</td>
<td>dBm</td>
</tr>
<tr>
<td></td>
<td>$P_{\text{RFINRG}_\text{PKL}}$</td>
<td>Operating range, 698MHz–2200MHz</td>
<td>-32</td>
<td>3</td>
<td></td>
<td>dBm</td>
</tr>
<tr>
<td></td>
<td>$P_{\text{RFINRG}_\text{PKH}}$</td>
<td>Operating range, 2200MHz–2700MHz</td>
<td>-32</td>
<td>3</td>
<td></td>
<td>dBm</td>
</tr>
<tr>
<td>RFINDLY Peak Power (Notes 9, 11)</td>
<td>$P_{\text{RFINDLY}_\text{PK}}$</td>
<td>PA operated at maximum power</td>
<td>-11</td>
<td>-8</td>
<td>-5</td>
<td>dBm</td>
</tr>
<tr>
<td></td>
<td>$P_{\text{RFINDLY}_\text{PK}}$</td>
<td>Operating range</td>
<td>-40</td>
<td>-5</td>
<td></td>
<td>dBm</td>
</tr>
<tr>
<td>RFFB Peak Power (Note 9)</td>
<td>$P_{\text{RFFB}_\text{PK}}$</td>
<td>PA operated at maximum power</td>
<td>-8</td>
<td>-4</td>
<td>-2</td>
<td>dBm</td>
</tr>
<tr>
<td></td>
<td>$P_{\text{RFFBRG}_\text{PK}}$</td>
<td>Operating range</td>
<td>-37</td>
<td>-2</td>
<td></td>
<td>dBm</td>
</tr>
<tr>
<td>RFOUT Peak Power (Note 9)</td>
<td>$P_{\text{RFOUT}_\text{PKL}}$</td>
<td>PA operated at maximum power (Note 12)</td>
<td>-1</td>
<td>2</td>
<td>5</td>
<td>dBm</td>
</tr>
<tr>
<td></td>
<td>$P_{\text{RFOUT}_\text{PKH}}$</td>
<td>PA operated at maximum power (Note 12)</td>
<td>-1</td>
<td>2</td>
<td>5</td>
<td>dBm</td>
</tr>
</tbody>
</table>

**Note 9:** Peak power is defined as the $10^{-4}$ point on the CCDF (complementary cumulative distribution function) of the signal.

**Note 10:** PA operated at maximum power.

**Note 11:** PRFOUT_PK must be below +7dBm pk under all conditions.

**Note 12:** Only when the internal through path is enabled.

**Note 13:** IO type (input/output, pull up/down, push pull, open drain...) is programmable for DIO* pins. Refer to the Programming Guide and HW Design Guide for more information.

**Note 14:** User can configure the SC2200 to accept the following external clock frequencies: 10, 13, 15.36, 19.2, 20, 26 and 30.72MHz. External clock frequency other than 20MHz requires programming through the SPI bus. Refer to the Programming Guide and Hardware Design Guide for more information.

### Digital I/O—DC Characteristics
(Guaranteed performance across worst-case supply voltage and temperature range, unless otherwise specified.)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMOS Input Logic-Low</td>
<td>$V_{IL}$</td>
<td>$V_{DD} = DVDDIO$</td>
<td>-0.2</td>
<td>0.2 x $V_{DD}$</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>CMOS Input Logic-High</td>
<td>$V_{IH}$</td>
<td>$V_{DD} = DVDDIO$</td>
<td>$V_{DD} \times 0.8$</td>
<td>$V_{DD} \times 1.1$</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>CMOS Output Logic-High</td>
<td>$V_{OH}$</td>
<td>$V_{DD} = DVDDIO$</td>
<td>$V_{DD} \times 0.9$</td>
<td>$V_{DD}$</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>CMOS Output Logic-Low</td>
<td>$V_{OL}$</td>
<td></td>
<td>0.0</td>
<td>0.1 x $V_{DD}$</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>CMOS Output Current (Note 13)</td>
<td>$I_{OL18/IOLH18}$</td>
<td>$V_{DVDDIO} = 1.8V$</td>
<td>-4.0</td>
<td>+4.0</td>
<td>mA</td>
<td></td>
</tr>
</tbody>
</table>

**Note 13:** IO type (input/output, pull up/down, push pull, open drain...) is programmable for DIO* pins. Refer to the Programming Guide and HW Design Guide for more information.
Digital I/O—External Clock (XTALI)
(Guaranteed performance across worst-case supply voltage and temperature range, unless otherwise specified.)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>User Programmable External Clock (Note 14)</td>
<td>f_CLK</td>
<td></td>
<td>10</td>
<td>20</td>
<td>30.72</td>
<td>MHz</td>
</tr>
<tr>
<td>External Clock Frequency Accuracy</td>
<td></td>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td>%</td>
</tr>
<tr>
<td>External Clock Frequency Drift</td>
<td></td>
<td>Including aging and temperature</td>
<td>45</td>
<td>55</td>
<td></td>
<td>ppm</td>
</tr>
<tr>
<td>Duty Cycle</td>
<td></td>
<td>Square wave</td>
<td></td>
<td></td>
<td></td>
<td>%</td>
</tr>
<tr>
<td>External Clock Amplitude</td>
<td>V_CLK</td>
<td>Sine or square wave</td>
<td>500</td>
<td>1500</td>
<td></td>
<td>mV_{P-P}</td>
</tr>
<tr>
<td>External Clock Phase Noise</td>
<td>P_{NCLK}</td>
<td>At 100kHz offset</td>
<td>-130</td>
<td></td>
<td></td>
<td>dBc/Hz</td>
</tr>
</tbody>
</table>

**Note 14:** User can configure the SC2200 to accept the following external clock frequencies: 10, 13, 15.36, 19.2, 20, 26 and 30.72MHz. External clock frequency other than 20MHz requires programming through the SPI bus. Refer to the Programming Guide and Hardware Design Guide for more information.

Crystal Requirements (XTALI/XTALO)
(Guaranteed performance across worst-case supply voltage and temperature range, unless otherwise specified.)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>ESR</td>
<td></td>
<td>50</td>
<td></td>
<td></td>
<td>Ω</td>
</tr>
<tr>
<td>Capacitive Load to Ground</td>
<td></td>
<td>10</td>
<td>12</td>
<td></td>
<td>pF</td>
</tr>
<tr>
<td>Frequency Accuracy</td>
<td></td>
<td>250</td>
<td></td>
<td></td>
<td>ppm</td>
</tr>
<tr>
<td>Frequency Drift</td>
<td>Including aging and temperature</td>
<td>100</td>
<td></td>
<td></td>
<td>ppm</td>
</tr>
</tbody>
</table>

Serial Peripheral Interface (SPI) Bus Specifications
(Guaranteed performance across worst-case supply voltage and temperature range, unless otherwise specified.)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Select Setup Time</td>
<td>t_SS</td>
<td></td>
<td>100</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>Select Hold Time</td>
<td>t_SH</td>
<td></td>
<td>100</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>Select Disable Time</td>
<td>t_DIS</td>
<td></td>
<td>100</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>Data Setup Time</td>
<td>t_DS</td>
<td></td>
<td>25</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>Data Hold Time</td>
<td>t DH</td>
<td></td>
<td>45</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>Rise Time</td>
<td>t_R</td>
<td></td>
<td>25</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>Fall Time</td>
<td>t_F</td>
<td></td>
<td>25</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>Clock Period</td>
<td>t_CP</td>
<td></td>
<td>250</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>Clock High Time</td>
<td>t_CH</td>
<td></td>
<td>100</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>Time to Output Valid</td>
<td>t_OV</td>
<td></td>
<td>100</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>Output Data Disable</td>
<td>t_{OD}</td>
<td></td>
<td>0</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>
### CAS25512DWFL EEPROM Endurance

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>EEPROM Write/Erase Cycles</td>
<td>$C_{\text{EEPROM}}$</td>
<td>Page mode, $T_A = +25^\circ\text{C}$</td>
<td>1M</td>
<td></td>
<td></td>
<td>E/W cycles</td>
</tr>
</tbody>
</table>

![Waveform Diagram](image_url)
## Pin Description

<table>
<thead>
<tr>
<th>PIN</th>
<th>NAME</th>
<th>TYPE</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>1, 3, 7, 9, 52, 54, 58, 60, 61, 63, 67, 69, 72, 74, 78, 80</td>
<td>GND</td>
<td>RF Shield</td>
<td>Ground for Shield of RF Signal</td>
</tr>
<tr>
<td>2</td>
<td>RFINDLYA</td>
<td>Analog In</td>
<td>Delayed RF Single-Ended Input Signal for Tx Path A</td>
</tr>
<tr>
<td>4, 5</td>
<td>AIN0A, AIN1A</td>
<td>Analog In</td>
<td>Do not connect. Reserved for internal use.</td>
</tr>
<tr>
<td>6, 10–13, 48–51, 55, 64, 66, 70, 71, 75, 77</td>
<td>AVDD18</td>
<td>Supply</td>
<td>+1.8V DC Supply Voltage for Analog Circuits</td>
</tr>
<tr>
<td>8</td>
<td>RFINA</td>
<td>Analog In</td>
<td>RF 50Ω Input Signal for Tx Path A</td>
</tr>
<tr>
<td>14–18</td>
<td>AIO0A–AIO4A</td>
<td>Analog In/Out</td>
<td>Do not connect. Reserved for internal use.</td>
</tr>
<tr>
<td>19</td>
<td>XTALI</td>
<td>Analog In</td>
<td>Oscillator or External Clock Input. For the oscillator, connect a 20MHz crystal across XTALI to XTALO. For the external clock, connect clock source operating at 10, 13, 15.36, 19.2, 20, 26, 30.72MHz. Refer to the Hardware Design Guide for details.</td>
</tr>
<tr>
<td>20</td>
<td>XTALO</td>
<td>Analog Out</td>
<td>Crystal Output. Excitation driver for crystal or ceramic resonator.</td>
</tr>
<tr>
<td>21</td>
<td>MS0</td>
<td>Digital In</td>
<td>Load Enable. Required to program FW upgrades to internal EEPROM. Has internal pulldown to GND.</td>
</tr>
<tr>
<td>22</td>
<td>MS1</td>
<td>Digital In</td>
<td>Do not connect. Reserved for internal use. Has internal pulldown to GND.</td>
</tr>
<tr>
<td>23</td>
<td>RESETN</td>
<td>Digital In</td>
<td>Reset when Low. Has internal pullup to DVDDIO.</td>
</tr>
<tr>
<td>24</td>
<td>SSCLK</td>
<td>Digital In</td>
<td>Slave SPI Clock. Has internal pulldown to GND.</td>
</tr>
<tr>
<td>25</td>
<td>SSSN</td>
<td>Digital In</td>
<td>Slave SPI Select Enabled Low. Has internal pullup to DVDDIO.</td>
</tr>
<tr>
<td>26</td>
<td>SSDI</td>
<td>Digital In</td>
<td>Slave SPI Data Input to RFPAL. Has internal pulldown to GND.</td>
</tr>
<tr>
<td>27</td>
<td>SSDO</td>
<td>Digital Out</td>
<td>Slave SPI Data Output from RFPAL. Three-state. DVDDIO logic levels.</td>
</tr>
<tr>
<td>28</td>
<td>INTRN</td>
<td>Digital Out</td>
<td>General-Purpose Digital Output Controlled by FW. Notifies or interrupts the SPI host when low that (e.g., alarm) information is available to be collected. Open-drain output with internal pullup to DVDDIO.</td>
</tr>
<tr>
<td>29, 32, 37</td>
<td>DVDD18</td>
<td>Supply</td>
<td>+1.8V DC Supply Voltage for Digital Circuits</td>
</tr>
<tr>
<td>30, 36</td>
<td>DVDDIO</td>
<td>Supply</td>
<td>+1.8V DC Supply Voltage for Digital I/O Interface Circuits</td>
</tr>
<tr>
<td>31, 33–35, 38–42</td>
<td>DIO0–DIO8</td>
<td>Digital In/Out</td>
<td>Do not connect. Reserved for internal use.</td>
</tr>
<tr>
<td>43–47</td>
<td>AIO4B–AIO0B</td>
<td>Analog In/Out</td>
<td>Do not connect. Reserved for internal use.</td>
</tr>
<tr>
<td>53</td>
<td>RFINB</td>
<td>Analog In</td>
<td>RF Single-Ended Input Signal for Tx Path B</td>
</tr>
<tr>
<td>56, 57</td>
<td>AIN1B, AIN0B</td>
<td>Analog In</td>
<td>Do not connect. Reserved for internal use.</td>
</tr>
<tr>
<td>59</td>
<td>RFINDLYB</td>
<td>Analog In</td>
<td>Delayed RF Single-Ended Input Signal for Tx Path B</td>
</tr>
<tr>
<td>62</td>
<td>RFOUTB</td>
<td>Analog Out</td>
<td>RF Single-Ended Output Signal for Tx Path B</td>
</tr>
<tr>
<td>65</td>
<td>RFAUXB</td>
<td>Analog Out</td>
<td>Do not connect. Reserved for internal use.</td>
</tr>
<tr>
<td>68</td>
<td>RFFBB</td>
<td>Analog In</td>
<td>RF Single-Ended Feedback Signal for Tx Path B</td>
</tr>
<tr>
<td>73</td>
<td>RFFBA</td>
<td>Analog In</td>
<td>RF Single-Ended Feedback Signal for Tx Path A</td>
</tr>
<tr>
<td>76</td>
<td>RFAUXA</td>
<td>Analog Out</td>
<td>Do not connect. Reserved for internal use.</td>
</tr>
<tr>
<td>79</td>
<td>RFOUTA</td>
<td>Analog Out</td>
<td>RF Single-Ended Output Signal for Tx Path A</td>
</tr>
<tr>
<td>81</td>
<td>GND</td>
<td>Supply</td>
<td>Exposed Pad. Serves as supply ground and thermal interface.</td>
</tr>
</tbody>
</table>
Detailed Description

Introduction to Predistortion Using the SC2200

Wideband signals in today’s telecommunications systems have high peak-to-average ratios and stringent spectral regrowth specifications. These specifications place high linearity demands on power amplifiers. Linearity can be achieved by backing off output power at the price of reducing efficiency. However, this increases the component and operating costs of the power amplifier. Better linearity can be achieved through the use of digital predistortion and other linearization techniques, but many of these methods are time consuming and costly to implement.

The SC2200 is a true RFIN and RFOUT solution where the complex signal processing is done in the RF domain, supporting modular power amplifier designs that are independent of the baseband and transceiver subsystems.

This simple system-on-chip offers wide signal bandwidth, broad frequency of operation, and very low power consumption. It reduces development costs and speeds time to market. Applicable across a broad range of signals—including 2G, 3G, 4G wireless, and other modulation types—the powerful analog signal processing engine is capable of linearizing the most efficient power amplifier topologies. The SC2200 delivers the required efficiency and performance demanded by today’s wireless systems.

Wireless service providers are deploying networks with wider coverage, greater subscriber density, and higher data rates. These networks require more efficient power amplifiers. Additionally, the emergence of MIMO, distributed architectures, and active antenna systems is driving the increased need to support smaller, more-efficient power amplifier implementations. Furthermore, a strong push continues toward reducing the total capital and operating costs of base stations.

Top Mark

```
+  SC2200 A - 00
YY WW $ $
### @@
```

OPTIONAL NOTES:

MAXIM INTEGRATED MARKING STANDARDS SPECIFICATION REFERENCE: 20-0400.

<table>
<thead>
<tr>
<th>LINE</th>
<th>TOP MARK</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>+</td>
<td>Indicates the part is lead (Pb)-free and designates location of pin one/ball A1Pb-free laser mark</td>
</tr>
<tr>
<td>2</td>
<td>SC2200</td>
<td>Product part number</td>
</tr>
<tr>
<td>2</td>
<td>A</td>
<td>Product revision</td>
</tr>
<tr>
<td>2</td>
<td>-00</td>
<td>Product configuration: -00 = Dual-RFPAL Base Configuration</td>
</tr>
<tr>
<td>3</td>
<td>YY</td>
<td>Date code—year</td>
</tr>
<tr>
<td>3</td>
<td>WW</td>
<td>Date code—work week</td>
</tr>
<tr>
<td>3</td>
<td>$$</td>
<td>Indicates the package revision code from the reliability database</td>
</tr>
<tr>
<td>4</td>
<td>###</td>
<td>Indicates the last 3 numeric characters from the lot number</td>
</tr>
<tr>
<td>4</td>
<td>@@</td>
<td>Indicates the first 2 alpha characters after the numeric characters from the lot number</td>
</tr>
</tbody>
</table>
ESD

ESD (Electro-Static Discharge) sensitive device. Although this product incorporates ESD protection circuitry, permanent damage may occur on devices subjected to electrostatic discharges. Proper ESD precautions are recommended to avoid performance degradation or device failure.

<table>
<thead>
<tr>
<th>TEST METHODOLOGY</th>
<th>CLASS</th>
<th>VOLTAGE</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Human Body Model (per JS-001-2012)</td>
<td>1C</td>
<td>1000</td>
<td>V</td>
</tr>
<tr>
<td>Charge Device Model (per JESD22-C101)</td>
<td>II</td>
<td>250</td>
<td>V</td>
</tr>
</tbody>
</table>

Block Diagram

SC2200 RECOMMENDED FOR SMALL CELLS

- POWER SUPPLY
- RFINDLYA
- TX PATH ‘A’
- DUAL RFPA
- RFOUTA
- TX PATH ‘B’
- DUAL RFPA
- RFOUTB
- SLAVE SPI
- OPTIONAL CRYSTAL
- EXTERNAL CLOCK
- RFAMP
- DUPLEXER / FILTER
- RECEIVER
- ATTEN.
- FORWARD (FEEDBACK) POWER
- OPTIONAL DELAY
- COUPLER
- RFINDLYB
- RFOUTB
- RFAMP
- DUPLEXER / FILTER
- RECEIVER
- ATTEN.
- FORWARD (FEEDBACK) POWER
- OPTIONAL DELAY
- COUPLER
- RFAMP
- DUPLEXER / FILTER
- RECEIVER
- ATTEN.
- FORWARD (FEEDBACK) POWER
- OPTIONAL DELAY
- COUPLER
- RFAMP
- DUPLEXER / FILTER
- RECEIVER
- ATTEN.
- FORWARD (FEEDBACK) POWER
- OPTIONAL DELAY
- COUPLER
- RFAMP
- DUPLEXER / FILTER
- RECEIVER
- ATTEN.
- FORWARD (FEEDBACK) POWER
- OPTIONAL DELAY
- COUPLER
- RFAMP
- DUPLEXER / FILTER
- RECEIVER
- ATTEN.
- FORWARD (FEEDBACK) POWER
- OPTIONAL DELAY
- COUPLER
- RFAMP
- DUPLEXER / FILTER
- RECEIVER
- ATTEN.
- FORWARD (FEEDBACK) POWER
- OPTIONAL DELAY
- COUPLER
- RFAMP
- DUPLEXER / FILTER
- RECEIVER
- ATTEN.
- FORWARD (FEEDBACK) POWER
- OPTIONAL DELAY
- COUPLER
- RFAMP
- DUPLEXER / FILTER
- RECEIVER
- ATTEN.
- FORWARD (FEEDBACK) POWER
- OPTIONAL DELAY
- COUPLER
- RFAMP
- DUPLEXER / FILTER
- RECEIVER
- ATTEN.
- FORWARD (FEEDBACK) POWER
- OPTIONAL DELAY
- COUPLER
- RFAMP
- DUPLEXER / FILTER
- RECEIVER
- ATTEN.
- FORWARD (FEEDBACK) POWER
- OPTIONAL DELAY
- COUPLER
- RFAMP
- DUPLEXER / FILTER
- RECEIVER
- ATTEN.
- FORWARD (FEEDBACK) POWER
- OPTIONAL DELAY
- COUPLER
- RFAMP
- DUPLEXER / FILTER
- RECEIVER
- ATTEN.
- FORWARD (FEEDBACK) POWER
- OPTIONAL DELAY
- COUPLER
- RFAMP
- DUPLEXER / FILTER
- RECEIVER
- ATTEN.
- FORWARD (FEEDBACK) POWER
- OPTIONAL DELAY
- COUPLER
- RFAMP
- DUPLEXER / FILTER
- RECEIVER
- ATTEN.
- FORWARD (FEEDBACK) POWER
- OPTIONAL DELAY
- COUPLER
- RFAMP
- DUPLEXER / FILTER
- RECEIVER
- ATTEN.
- FORWARD (FEEDBACK) POWER
- OPTIONAL DELAY
- COUPLER
- RFAMP
- DUPLEXER / FILTER
- RECEIVER
- ATTEN.
- FORWARD (FEEDBACK) POWER
- OPTIONAL DELAY
- COUPLER
- RFAMP
- DUPLEXER / FILTER
- RECEIVER
- ATTEN.
- FORWARD (FEEDBACK) POWER
- OPTIONAL DELAY
- COUPLER
- RFAMP
- DUPLEXER / FILTER
- RECEIVER
- ATTEN.
- FORWARD (FEEDBACK) POWER
- OPTIONAL DELAY
- COUPLER
- RFAMP
- DUPLEXER / FILTER
- RECEIVER
- ATTEN.
- FORWARD (FEEDBACK) POWER
- OPTIONAL DELAY
- COUPLER
- RFAMP
- DUPLEXER / FILTER
- RECEIVER
- ATTEN.
- FORWARD (FEEDBACK) POWER
- OPTIONAL DELAY
- COUPLER
- RFAMP
- DUPLEXER / FILTER
- RECEIVER
- ATTEN.
- FORWARD (FEEDBACK) POWER
- OPTIONAL DELAY
- COUPLER
- RFAMP
- DUPLEXER / FILTER
- RECEIVER
- ATTEN.
- FORWARD (FEEDBACK) POWER
- OPTIONAL DELAY
- COUPLER
- RFAMP
- DUPLEXER / FILTER
- RECEIVER
- ATTEN.
- FORWARD (FEEDBACK) POWER
- OPTIONAL DELAY
- COUPLER
- RFAMP
- DUPLEXER / FILTER
- RECEIVER
- ATTEN.
- FORWARD (FEEDBACK) POWER
- OPTIONAL DELAY
- COUPLER
- RFAMP
- DUPLEXER / FILTER
- RECEIVER
- ATTEN.
- FORWARD (FEEDBACK) POWER
- OPTIONAL DELAY
- COUPLER
- RFAMP
- DUPLEXER / FILTER
- RECEIVER
- ATTEN.
- FORWARD (FEEDBACK) POWER
SC2200 Dual RF Power Amplifier Linearizer (RFPAL)

Ordering Information

<table>
<thead>
<tr>
<th>PART NUMBER</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>SC2200A-00A00</td>
<td>IC, dual-RFPAL, 698-2700 MHz, FW5.0.09.04</td>
</tr>
</tbody>
</table>

PON = Part ordering number.

Shipping designator:
E = 7in tape and reel. Append shipping designator (E) at end of part number. If left blank, designates bulk shipping option.

Evaluation Kit Ordering Information

<table>
<thead>
<tr>
<th>PART NUMBER</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>SC2200-EVK900</td>
<td>Evaluation kit, dual-RFPAL, 698MHz–960MHz</td>
</tr>
<tr>
<td>SC2200-EVK1900</td>
<td>Evaluation kit, dual-RFPAL, 1800MHz–2200MHz</td>
</tr>
<tr>
<td>SC2200-EVK2400</td>
<td>Evaluation kit, dual-RFPAL, 2300MHz–2700MHz</td>
</tr>
<tr>
<td>SC-USB-SPI2*</td>
<td>Adapter, SPI-USB Interface/Controller</td>
</tr>
</tbody>
</table>

EV kits ship with most recent release of FW.

*Not required for operating evaluation kits. Only recommended for prototypes debug and/or programming linearizer during manufacturing (if no other means are available, such as on-board controller, etc.).

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a “+”, “#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

<table>
<thead>
<tr>
<th>PACKAGE TYPE</th>
<th>PACKAGE CODE</th>
<th>OUTLINE NO.</th>
<th>LAND PATTERN NO.</th>
</tr>
</thead>
<tbody>
<tr>
<td>SAWN QFN</td>
<td>K8011MK+1B</td>
<td>21-0766</td>
<td>90-0606</td>
</tr>
</tbody>
</table>
Revision History

<table>
<thead>
<tr>
<th>REVISION NUMBER</th>
<th>REVISION DATE</th>
<th>DESCRIPTION</th>
<th>PAGES CHANGED</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>12/15</td>
<td>Initial release</td>
<td>——</td>
</tr>
<tr>
<td>1</td>
<td>6/16</td>
<td>Updated General Description</td>
<td>1</td>
</tr>
</tbody>
</table>