


General Description

The MXD1210 nonvolatile RAM controller is a very lowpower CMOS circuit that converts standard (volatile) CMOS RAM into nonvolatile memory. It also continually monitors the power supply to provide RAM write protection when power to the RAM is in a marginal (out-of-tolerance) condition. When the power supply begins to fail, the RAM is write-protected, and the device switches to battery-backup mode.

Applications

Microprocessor Systems Computers **Embedded Systems**

Pin Configurations



Features

- ♦ Battery Backup
- **♦ Memory Write Protection**
- ♦ 230µA Operating Mode Quiescent Current
- ♦ 2nA Backup Mode Quiescent Current
- ♦ Battery Freshness Seal
- ♦ Optional Redundant Battery
- **♦** Low Forward-Voltage Drop on V_{CC} Supply Switch
- ♦ 5% or 10% Power-Fail Detection Options
- **♦ Tests Battery Condition During Power-Up**
- ♦ 8-Pin SO Available


Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MXD1210C/D	0°C to +70°C	Dice*
MXD1210CPA	0°C to +70°C	8 PDIP
MXD1210CSA	0°C to +70°C	8 SO
MXD1210CWE	0°C to +70°C	16 Wide SO
MXD1210EPA	-40°C to +85°C	8 PDIP
MXD1210ESA	-40°C to +85°C	8 SO
MXD1210EWE	-40°C to +85°C	16 Wide SO
MXD1210MJA	-55°C to +125°C	8 CERDIP

^{*}Contact factory for dice specifications.

Devices in PDIP and SO packages are available in both leaded and lead-free packaging. Specify lead free by adding the + symbol at the end of the part number when ordering. Lead free not available for CERDIP package.

Typical Operating Circuit



Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

V _{CCI} to GND0.3V to +7.0V	8-Pin SO (derate 5.88mW/°C above +70°C)471mW
VBATT1 to GND0.3V to +7.0V	8-Pin CERDIP (derate 8.00mW/°C above +70°C)640mW
VBATT2 to GND0.3V to +7.0V	16-Pin Wide SO (derate 9.52mW/°C above +70°C)762mW
VCCO to GND	Operating Temperature Range 0°C to +70°C C Suffix

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

 $(T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.})$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Cupply Voltage	Voc	TOL = GND	4.75		5.50	\/
Supply Voltage	V _{CCI}	TOL = VCCO	4.50		5.50	V
Input High Voltage	VIH		2.2			V
Input Low Voltage	V_{IL}				0.8	V
Battery Voltage	VBATT1 VBATT2	1 or 2 batteries (Note 1)	2.0		4.0	V

ELECTRICAL CHARACTERISTICS—Normal Supply Mode, TOL = VCCO

 $(V_{CCI} = +4.75V \text{ to } +5.5V, \text{ TOL} = \text{GND}; \text{ or } V_{CCI} = +4.5V \text{ to } +5.5V, \text{ TOL} = V_{CCO}; \text{ T}_{A} = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.})$

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Supply Current	Icci	V _{CCO} , CEO open, VBATT1 = V	/BATT2 = 3V		0.23	0.5	mA
			MXD1210C	V _{CCI} - 0.20			
Output Supply Voltage	Vcco	ICCO ₁ = 80mA (Note 2)	MXD1210E	V _{CCI} - 0.21			V
			MXD1210M	V _{CCI} - 0.25			
			MXD1210C			80	
Output Supply Current	Icco	V _{CCI} - V _{CCO} ≤ 0.2V (Note 2)	MXD1210E		0.23	75	mA
			MXD1210M		0.23	65	
Input Leakage Current	lıL					±1.0	μΑ
Output Leakage Current	loL					±1.0	μΑ
High-Level Output Voltage	VoH	I _{OH} = -1mA		2.4			V
Low-Level Output Voltage	V _{OL}	I _{OL} = 4mA				0.4	V
V T. D	\/0.07-	TOL = GND		4.50		4.74	V
V _{CCI} Trip Point	VCCTP	TOL = V _{CCO}		4.25	_	4.49	V

ELECTRICAL CHARACTERISTICS—Battery-Backup Mode

(V_{CCI} < V_{BATT}, positive edge rate at VBATT1, VBATT2 > 0.1V/µs, T_A = T_{MIN} to T_{MAX}, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Outlandant Current (Nata 1)	l	V _{CCO} , CEO open,	MXD1210C/E		2	100	nA
Quiescent Current (Note 1) IBATT		V _{CCI} = 0V MXD1210M			5	μΑ	
Output Supply Current	ICCO2	V _{BATT} - V _{CCO} ≤ 0.2V (Notes 3, 4)				300	μΑ
CEO Output Voltage	Vo	Output open		V _{BATT} - 0.2			V

CAPACITANCE

 $(T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}) (Note 5)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Capacitance	CIN				5	рF
Output Capacitance	Cout				7	рF

VCC POWER TIMING CHARACTERISTICS

 $(V_{CCI} = +4.75V \text{ to } +5.5V, TOL = GND; \text{ or } V_{CCI} = +4.5V \text{ to } +5.5V, TOL = V_{CCO}, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.})$

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
			MXD1210C	5	10	20	
CE Propagation Delay	tpD	$R_L = 1k\Omega$, $C_L = 50pF$	MXD1210E	5	10	22	ns
			MXD1210M	5	10	25	
CE High to Power-Fail	tpF	(Note 5)			0		ns

TIMING CHARACTERISTICS

(VCCI < +4.75V to +5.5V, TOL = GND; or VCCI < +4.5V, TOL = VCCO, TA = TMIN to TMAX, unless otherwise noted.)

PARAMETER	SYMBOL	MBOL CONDITIONS		TYP	MAX	UNITS
Recovery at Power-Up	trec		2	5	20	ms
Vac Clay Pata Payer Dayer	tF	To out-of-tolerance condition	300			0
V _{CC} Slew-Rate Power-Down	t _{FB}	Tolerance to battery power	10			μs
V _{CC} Slew-Rate Power-Up	t _R	t _R 0				μs
CE Pulse Width	tCE	(Note 6)			1.5	μs

Note 1: Only one battery input is required. Unused battery inputs must be grounded.

Note 2: ICCO1 is the maximum average load current the MXD1210 can supply to the memories.

Note 3: I_{CCO2} is the maximum average load current the MXD1210 can supply to the memories in battery-backup mode.

Note 4: CEO can sustain leakage current only in battery-backup mode.

Note 5: Guaranteed by design.

Note 6: tce max must be met to ensure data integrity on power loss.

Pin Description

P	PIN		FUNCTION
8-PIN PDIP/SO	16-PIN WIDE SO	NAME	FONCTION
1	2	Vcco	Backed-Up Supply to RAM
2	4	VBATT1	Battery 1 Positive Connection
3	6	TOL	Tolerance Select Pin
4	8	GND	Ground
5	9	CE	Chip-Enable Input
6	11	CEO	Chip-Enable Output
7	13	VBATT2	Battery 2 Positive Connection
8	15	Vccı	5V Power Supply to Chip
_	1, 3, 5, 7, 10, 12, 14, 16	N.C.	No Connection. Not internally connected.




Figure 1. Block Diagram

Detailed Description

Main Functions

The MXD1210 executes five main functions to perform reliable RAM operation and battery backup (see the *Typical Operating Circuit* and Figure 1):

- RAM Power-Supply Switch: The switch directs power to the RAM from the incoming supply or from the selected battery, whichever is at the greater voltage. The switch control uses the same criterion to direct power to MXD1210 internal circuitry.
- 2) Power-Failure Detection: The write-protection function is enabled when a power failure is detected. The power-failure detection range depends on the state of the TOL pin as follows:

CONDITION	V _{CCTP} RANGE (V)
TOL = GND	4.75 to 4.50
TOL = V _{CCO}	4.50 to 4.25

Power-failure detection is independent of the battery-backup function and precedes it sequentially as the power-supply voltage drops during a typical power failure.

- 3) Write Protection: This holds the chip-enable output (CEO) to within 0.2V of V_{CCI} or of the selected battery, whichever is greater. If the chip-enable input (CE) is low (active) when power failure is detected, then CEO is held low until CE is brought high, at which time CEO is gated high for the duration of the power failure. The preceding sequence completes the current RD/WR cycle, preventing data corruption if the RAM access is a WR cycle.
- 4) Battery Redundancy: A second battery is optional. When two batteries are connected, the stronger battery is selected to provide RAM backup and to power the MXD1210. The battery-selection circuitry remains active while in the battery-backup mode, selecting the stronger bat-

- tery and isolating the weaker one. The batteryselection activity is transparent to the user and the system. If only one battery is connected, the second battery input should be grounded.
- 5) Battery-Status Warning: This notifies the system when the stronger of the two batteries measures ≤ 2.0V. Each time the MXD1210 is repowered (V_{CCI} > V_{CCTP}) after detecting a power failure, the battery voltage is measured. If the battery in use is low, following the MXD1210 recovery period, the device issues a warning to the system by inhibiting the second memory cycle. The sequence is as follows:

First access: read memory location n, loc(n) = xSecond access: write memory location n,

loc(n) = complement(x)

Third access: read memory location n, loc(n) = ?

If the third access (read) is complement (x), then the battery is good; otherwise the battery is not good. Return to loc(n) = x following the test sequence.

Freshness-Seal Mode

The freshness-seal mode relates to battery longevity during storage rather than directly to battery backup. This mode is activated when the first battery is connected, and is defeated when the voltage at V_{CCI} first exceeds V_{CCTP}. In the freshness-seal mode, both batteries are isolated from the system; that is, no current is drained from either battery, and the RAM is not powered by either battery. This means that batteries can be installed and the system can be held in inventory without battery discharge. The positive edge rate at VBATT1 and VBATT2 should exceed 0.1V/µs. The batteries will maintain their full shelf life while installed in the system.

Battery Backup

The *Typical Operating Circuit* shows the MXD1210 connected to write-protect the RAM when V_{CC} is less than 4.75V, and to provide battery backup to the supply.




Figure 2. Power-Up Timing Diagram





Figure 3. Power-Down Timing Diagram


Chip Topography



TRANSISTOR COUNT: 1436; LEAVE SUBSTRATE UNCONNECTED.


Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.