

### **General Description**

The MAX9963/MAX9964 four-channel, low-power, highspeed pin electronics driver and comparator ICs include, for each channel, a three-level pin driver, a dual comparator, and variable clamps. The driver features a wide voltage range and high-speed operation, includes high-Z and active-termination (3rd-level drive) modes, and is highly linear even at low-voltage swings. The dual comparator provides low dispersion (timing variation) over a wide variety of input conditions. The clamps provide damping of high-speed DUT waveforms when the device is configured as a high-impedance receiver. High-speed, differential control inputs compatible with ECL, LVPECL, LVDS, and GTL levels are provided for each channel. ECL/LVPECL or flexible open-collector outputs are available for the comparators.

The A-grade version provides tight matching of gain and offset for the drivers and comparators, allowing reference levels to be shared across multiple channels in cost-sensitive systems. For system designs that incorporate independent reference levels for each channel, the B-grade version is available at reduced cost.

Optional internal resistors at the high-speed inputs provide differential termination of LVDS inputs, while optional internal resistors provide the pullup voltage and source termination for open-collector comparator outputs. These features significantly reduce the discrete component count on the circuit board.

Low-leakage, slew rate, and tri-state/terminate controls are operational configurations that are programmed through a 3-wire, low-voltage, CMOS-compatible serial interface.

The MAX9963/MAX9964 operating range is -1.5V to +6.5V, with power dissipation of only 825mW per channel.

These devices are available in a 100-pin, 14mm x 14mm body, 0.5mm pitch TQFP with an exposed 8mm x 8mm die pad on the top (MAX9963) or bottom (MAX9964) of the package for efficient heat removal. The MAX9963/MAX9964 are specified to operate with an internal die temperature of +70°C to +100°C, and feature a die temperature monitor output.

### **Applications**

Flash Memory Testers Commodity DRAM Testers Low-Cost Mixed-Signal/System-on-Chip Testers Active Burn-In Systems Structural Testers

#### **Features**

- ♦ Small Footprint—Four Channels in 0.4in<sup>2</sup>
- ♦ Low Power Dissipation: 825mW/Channel (typ)
- ♦ High Speed: 500Mbps at 3V<sub>P-P</sub>
- **♦ Low Timing Dispersion**
- ♦ Wide -1.5V to +6.5V Operating Range
- **♦** Active Termination (3rd-Level Drive)
- ♦ Low-Leakage Mode: 15nA (max)
- ♦ Integrated Clamps
- ♦ Interface Easily with Most Logic Families
- **♦ Digitally Programmable Slew Rate**
- **♦ Internal Logic Termination Resistors**
- ♦ Low Gain and Offset Error

#### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX9963ADCCQ*	0°C to +70°C	100 TQFP-EPR
MAX9963AKCCQ*	0°C to +70°C	100 TQFP-EPR
MAX9963AGCCQ*	0°C to +70°C	100 TQFP-EPR
MAX9963AHCCQ*	0°C to +70°C	100 TQFP-EPR
MAX9963AJCCQ	0°C to +70°C	100 TQFP-EPR
MAX9963BDCCQ*	0°C to +70°C	100 TQFP-EPR
MAX9963BKCCQ*	0°C to +70°C	100 TQFP-EPR
MAX9963BGCCQ	0°C to +70°C	100 TQFP-EPR
MAX9963BHCCQ*	0°C to +70°C	100 TQFP-EPR
MAX9963BJCCQ*	0°C to +70°C	100 TQFP-EPR
MAX9964ADCCQ*	0°C to +70°C	100 TQFP-EP**
MAX9964AKCCQ*	0°C to +70°C	100 TQFP-EP**
MAX9964AGCCQ*	0°C to +70°C	100 TQFP-EP**
MAX9964AHCCQ*	0°C to +70°C	100 TQFP-EP**
MAX9964AJCCQ*	0°C to +70°C	100 TQFP-EP**
MAX9964BDCCQ*	0°C to +70°C	100 TQFP-EP**
MAX9964BKCCQ*	0°C to +70°C	100 TQFP-EP**
MAX9964BGCCQ	0°C to +70°C	100 TQFP-EP**
MAX9964BHCCQ*	0°C to +70°C	100 TQFP-EP**
MAX9964BJCCQ*	0°C to +70°C	100 TQFP-EP**

<sup>\*</sup>Future product—contact factory for availability.

Pin Configurations appear at end of data sheet. Selector Guide appears at end of data sheet.

MIXIM

<sup>\*\*</sup>EP = Exposed pad.

#### **ABSOLUTE MAXIMUM RATINGS**

0.3V to +11.5V
7.0V to +0.3V
0.3V) to $(V_{CC} + 0.3V)$
0.3V to +18V
2.5V to +7.5V
2.5V to +5.0V
±1.5V
±1.5V
0.3V to +5V
1.0V to +5V
2.5V to +7.5V
2.5V to +8.5V
3.5V to +7.5V
±10V
±10V

DLV_ to DTV±1	0V
CHV_ or CLV_ to DUT±1	0V
CH_, NCH_, CL_, NCL_ to GND2.5V to +	
Current into DHV_, DLV_, DTV_, CHV_,	
CLV_, CPHV_, CPLV±10r	nΑ
Current into TEMP0.5mA to +20r	nΑ
DUT_ Short Circuit to -1.5V to +6.5VContinuo	us
Power Dissipation ( $T_A = +70^{\circ}C$ )	
MAX9963CCQ (derate 167mW/°C above	
$T_A = +70^{\circ}C$ )	W*
MAX9964_ CCQ (derate 47.6mW/°C above	
$T_A = +70^{\circ}C$ )	W*
Storage Temperature Range65°C to +150	
Junction Temperature+125	°C
Lead Temperature (soldering, 10s)+300	

<sup>\*</sup>Dissipation wattage values are based on still air with no heat sink for the MAX9963 and slug soldered to board copper for the MAX9964. Actual maximum power dissipation is a function of the user's heat-extraction technique and will vary.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = +9.75V, V_{EE} = -5.25V, V_{CCO}_{\_} = 2.5V, SC1 = SC0 = 0, V_{CPHV}_{\_} = 7.2V, V_{CPLV}_{\_} = -2.2V, T_{J} = +85^{\circ}C$ , unless otherwise noted. All temperature coefficients are measured at  $T_{J} = +70^{\circ}C$  to  $+100^{\circ}C$ , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLIES						
Positive Supply	Vcc		9.5	9.75	10.5	V
Negative Supply	VEE		-6.5	-5.25	-4.5	V
Positive Supply	Icc	(Note 2)		165	200	mA
Negative Supply	IEE	(Note 2)		-320	-380	mA
Power Dissipation	PD	Calculated at typical V <sub>CC</sub> and V <sub>EE</sub> (Notes 2, 3)		3.3	4.0	W
DUT_ CHARACTERISTICS						
Operating Voltage Range Maximum	V <sub>DUT</sub>	(Note 4)	-1.5		+6.5	V
Landana Occurrent in Llinda 7 Manda		LLEAK = $0$ , $0V \le V_{DUT} \le 3V$			±1.5	
Leakage Current in High-Z Mode	IDUT	LLEAK = 0, V <sub>DUT</sub> _ = -1.5V, 6.5V			±3	μΑ
		LLEAK = 1, 0 ≤ V <sub>DUT</sub> ≤ 3V, T <sub>J</sub> < +90°C			±10	
Leakage Current in Low-Leakage		LLEAK = 1, V <sub>DUT</sub> _ = -1.5V,T <sub>J</sub> < +90°C			±15	^
Mode		LLEAK = 1, V <sub>DUT</sub> = 6.5V, V <sub>CHV</sub> = V <sub>CLV</sub> = -1.5V, T <sub>J</sub> < +90°C			±15	nA
Cambinad Canaditanas	0	Driver in term mode (DUT_ = DTV_)		3		,F
Combined Capacitance	C <sub>DUT</sub>	Driver in high-Z mode		5		pF

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = +9.75V, V_{EE} = -5.25V, V_{CCO}\_ = 2.5V, SC1 = SC0 = 0, V_{CPHV}\_ = 7.2V, V_{CPLV}\_ = -2.2V, T_{J} = +85^{\circ}C, unless otherwise noted. All temperature coefficients are measured at T_{J} = +70^{\circ}C to +100^{\circ}C, unless otherwise noted.) (Note 1)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Low-Leakage Enable Time		(Notes 5, 7)		20		μs
Low-Leakage Disable Time		(Notes 6, 7)		20		μs
Low-Leakage Recovery		Time to return to the specified maximum leakage after a 3V, 4V/ns step at DUT_ (Note 7)		10		μs
LEVEL PROGRAMMING INPUT	S (DHV_, DLV_	, DTV_, CHV_, CLV_, CPHV_, CPLV_)				
Input Bias Current	IBIAS				±25	μΑ
Settling Time		To 5mV		1		μs
DIFFERENTIAL CONTROL INPI	UTS (DATA_, N	IDATA_, RCV_, NRCV_)				
Input High Voltage	VIH		-1.6		+3.5	V
Input Low Voltage	VIL		-2.0		+3.1	V
Differential Input Voltage	VDIFF		±0.15		±1.00	V
Input Bias Current	I <sub>BIAS</sub>	MAX996DCCQ, MAX996HCCQ			±25	μΑ
Input Termination Resistor		MAX996KCCQ, MAX996GCCQ, and MAX996JCCQ, between signal and complement	96		104	Ω
SINGLE-ENDED CONTROL INP	UTS (CS, RST,	SCLK, DIN)				
Input High	VIH		1.6		3.5	V
Input Low	VIL		-0.1		+0.9	V
SERIAL INTERFACE TIMING (F	igure 5)					
SCLK Frequency	fsclk				50	MHz
SCLK Pulse Width High	tсн		8			ns
SCLK Pulse Width Low	t <sub>CL</sub>		8			ns
CS Low to SCLK High Setup	tcsso		3.5			ns
CS High to SCLK High Setup	tcss1		3.5			ns
SCLK High to CS High Hold	t <sub>CSH1</sub>		3.5			ns
DIN to SCLK High Setup	tDS		3.5			ns
DIN to SCLK High Hold	tDH		3.5			ns
CS Pulse Width High	tcswh		20			ns
TEMPERATURE MONITOR (TEMPERATURE MONITOR)	MP)					
Nominal Voltage		$T_J = +70^{\circ}C, R_L \ge 10M\Omega$		3.43		V
Temperature Coefficient				+10		mV/°C
Output Resistance				15		kΩ

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = +9.75V, V_{EE} = -5.25V, V_{CCO}\_ = 2.5V, SC1 = SC0 = 0, V_{CPHV}\_ = 7.2V, V_{CPLV}\_ = -2.2V, T_{J} = +85^{\circ}C, unless otherwise noted. All temperature coefficients are measured at T_{J} = +70^{\circ}C to +100^{\circ}C, unless otherwise noted.) (Note 1)$ 

PARAMETER	SYMBOL	CONE	DITIONS	MIN	TYP	MAX	UNITS
DRIVERS (Note 8)							
DC OUTPUT CHARACTERISTICS	$(R_L \ge 10M\Omega$	)					
DHV_, DLV_, DTV_, Output Offset	Voc	At DUT_ with V <sub>DHV_</sub> , V <sub>DLV_</sub> , V <sub>DTV_</sub>	MAX996_A			±15	- mV
Voltage	Vos	independently tested at +1.5V	MAX996_B			±100	mv
DHV_, DLV_, DTV_, Output Offset Temperature Coefficient					±65		μV/°C
DHV , DLV , DTV , Gain	Av	Measured with VDHV, VDTV	MAX996_A	0.999	1.00	1.001	V/V
		at 0 and 4.5V	MAX996_B	0.960		1.001	
DHV_, DLV_, DTV_, Gain Temperature Coefficient					-35		ppm/°C
Lin - suit - Funda		0 ≤ V <sub>DUT</sub> ≤ 3V (Note	9)			±5	>/
Linearity Error		Full range (Notes 9, 1	0)			±15	- mV
DHV_ to DLV_ Crosstalk		V <sub>DLV</sub> = 0, V <sub>DHV</sub> = 2	200mV, 6.5V			±7	mV
DLV_ to DHV_ Crosstalk		V <sub>DHV</sub> _ = 5V, V <sub>DLV</sub> _ =	-1.5V, 4.8V			±8	mV
DTV_ to DLV_ and DHV_ Crosstalk		V <sub>DHV</sub> = 3V, V <sub>DLV</sub> = V <sub>DTV</sub> = -1.5V, 6.5V	0,			±2	mV
DHV_ to DTV_ Crosstalk		$V_{DTV} = 1.5V, V_{DLV}$	= 0, V <sub>DHV</sub> _ = 1.6V, 3V			±3	mV
DLV_ to DTV_ Crosstalk		V <sub>DTV</sub> = 1.5V, V <sub>DHV</sub> =	= 3V, V <sub>DLV</sub> = 0, 1.4V			±3	mV
DHV_, DLV_, DTV_ DC Power- Supply Rejection Ratio	PSRR	V <sub>CC</sub> and V <sub>EE</sub> indeper minimum and maximu	•	40			dB
Maximum DC Drive Current	I <sub>DUT</sub> _			±60		±120	mA
DC Output Resistance	R <sub>DUT</sub> _	I <sub>DUT</sub> = ±30mA (Note	,	49	50	51	Ω
DC Output Resistance Variation	ΔR <sub>DUT</sub> _	$I_{DUT} = \pm 1$ mA to $\pm 40$ m	nA		1		Ω
DYNAMIC OUTPUT CHARACTER	ISTICS (ZL =	· ·		1			
_		$V_{DLV} = 0V$ , $V_{DHV} = 0.1V$			30		
Drive Mode Overshoot			$V_{DLV} = 0V, V_{DHV} = 1V$		40		mV
		$V_{DLV} = 0V$ , $V_{DHV} = 3V$			50		
Term Mode Overshoot		(Note 12)			0		mV
Settling Time to Within 25mV		3V step (Note 13)			10		ns
Settling Time to Within 5mV		3V step (Note 13)			20		ns

MIXKN \_\_\_\_\_

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = +9.75V, V_{EE} = -5.25V, V_{CCO}\_ = 2.5V, SC1 = SC0 = 0, V_{CPHV}\_ = 7.2V, V_{CPLV}\_ = -2.2V, T_{J} = +85^{\circ}C, unless otherwise noted. All temperature coefficients are measured at T_{J} = +70^{\circ}C to +100^{\circ}C, unless otherwise noted.) (Note 1)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
TIMING CHARACTERISTICS (Not	e 14) (Z <sub>L</sub> _ = 5	50Ω)	•			•
Prop Delay, Data to Output	tPDD			2		ns
Prop Delay Match, t <sub>LH</sub> vs. t <sub>HL</sub>		3V <sub>P-P</sub>		±50		ps
Prop Delay Match, Drivers Within Package		(Note 15)		40		ps
Prop Delay Temperature Coefficient				+3		ps/°C
Prop Delay Change vs. Pulse Width		3V <sub>P-P</sub> , 40MHz, 2.5ns to 22.5ns pulse width, relative to 12.5ns pulse width		±60		ps
Prop Delay Change vs. Common- Mode Voltage		V <sub>DHV</sub> V <sub>DLV</sub> _ = 1V, V <sub>DHV</sub> _ = 0 to 6V		85		ps
Prop Delay, Drive to High-Z	tPDDZ	V <sub>DHV</sub> = 1.0V, V <sub>DLV</sub> = -1.0V, V <sub>DTV</sub> = 0		2.9		ns
Prop Delay, High-Z to Drive	tpdzd	V <sub>DHV</sub> = 1.0V, V <sub>DLV</sub> = -1.0V, V <sub>DTV</sub> = 0		2.9		ns
Prop Delay, Drive to Term	tPDDT	V <sub>DHV</sub> = 3V, V <sub>DLV</sub> = 0, V <sub>DTV</sub> = 1.5V		2.2		ns
Prop Delay, Term to Drive	tPDTD	V <sub>DHV</sub> = 3V, V <sub>DLV</sub> = 0, V <sub>DTV</sub> = 1.5V		1.8		ns
<b>DYNAMIC PERFORMANCE</b> (Z <sub>L</sub> =	50Ω)					
		0.2V <sub>P-P,</sub> 20% to 80%		330		
Diagonal Fall Time		1V <sub>P-P,</sub> 10% to 90%	670			ps
Rise and Fall Time	t <sub>R</sub> , t <sub>F</sub>	3V <sub>P-P,</sub> 10% to 90%	1.1	1.3	1.6	
		5V <sub>P-P</sub> , 10% to 90%		2.0		ns
SC1 = 0, SC0 = 1 Slew Rate		Percent of full speed (SC0 = SC1 = 0), 3V <sub>P-P</sub> , 20% to 80%		75		%
SC1 = 1, SC0 = 0 Slew Rate		Percent of full speed (SC0 = SC1 = 0), 3V <sub>P-P</sub> , 20% to 80%		50		%
SC1 = 1, SC0 = 1 Slew Rate		Percent of full speed (SC0 = SC1 = 0), 3V <sub>P-P</sub> , 20% to 80%		25		%
		0.2V <sub>P-P</sub>		650		ps
		1V <sub>P-P</sub>		1.0		
Minimum Pulse Width (Note 16)		3V <sub>P-P</sub>		2.0		ns
		5V <sub>P-P</sub>		2.9		
		0.2V <sub>P-P</sub>		1700		
D + D + (N + 47)		1V <sub>P-P</sub>		1000		j
Data Rate (Note 17)		3V <sub>P-P</sub>		500		Mbps
		5V <sub>P-P</sub>		350		
Dynamic Crosstalk		(Note 18)		20		mV <sub>P-P</sub>
Rise and Fall Time, Drive to Term	t <sub>DTR</sub> , t <sub>DTF</sub>	V <sub>DHV</sub> = 3V, V <sub>DLV</sub> = 0, V <sub>DTV</sub> = 1.5V, 10% to 90% (Note 19)		1.6		ns
Rise and Fall Time, Term to Drive	t <sub>TDR</sub> , t <sub>TDF</sub>	V <sub>DHV</sub> = 3V, V <sub>DLV</sub> = 0, V <sub>DTV</sub> = 1.5V, 10% to 90% (Note 19)		0.7		ns



### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = +9.75V, V_{EE} = -5.25V, V_{CCO}_{\_} = 2.5V, SC1 = SC0 = 0, V_{CPHV}_{\_} = 7.2V, V_{CPLV}_{\_} = -2.2V, T_{J} = +85^{\circ}C$ , unless otherwise noted. All temperature coefficients are measured at  $T_{J} = +70^{\circ}C$  to  $+100^{\circ}C$ , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITI	CONDITIONS		TYP	MAX	UNITS
COMPARATORS (Note 20)		•					
DC CHARACTERISTICS							
Input Voltage Range	VIN	(Note 4)		-1.5		+6.5	V
Differential Input Voltage	V <sub>DIFF</sub>			±8			V
Hysteresis	V <sub>HYST</sub>				0		mV
Input Offset Voltage	Vos	V <sub>DUT</sub> _ = 1.5V	MAX996_A MAX996_B			±15	mV
Input Offset Voltage Temperature Coefficient			1		±50		μV/°C
		V <sub>DUT</sub> _ = 0, 3V		47	78		
Common-Mode Rejection Ratio	CMRR	V <sub>DUT</sub> _ = 0, 6.5V		54	78		dB
(Note 21)		$V_{DUT} = -1.5V, 6.5V$		44	61		
		V <sub>DUT</sub> _ = 0 to 3V			±3		
Linearity Error (Note 9)		$V_{DUT_{-}} = 6.5V$				±15	mV
		V <sub>DUT</sub> _ = -1.5V				±25	
V <sub>CC</sub> Power-Supply Rejection Ratio	PSRR	V <sub>DUT</sub> _ = -1.5V, 6.5V (Note 22)		57	82		dB
V <sub>EE</sub> Power-Supply Rejection	2022	V <sub>DUT</sub> _ = 0, 6.5V		44	70		
Ratio (Note 22)	PSRR	V <sub>DUT</sub> _ = -1.5V		33	45		dB
AC CHARACTERISTICS (Note 23	)						l
			MAX996GCCQ		0.75		
Minimum Pulse Width	t <sub>PW</sub> (min)	(Note 24)	MAX996HCCQ, MAX996JCCQ		1.3		ns
Prop Delay	tpdl				2.2		ns
Prop Delay Temperature Coefficient					+6		ps/°C
Prop Delay Match, High/Low vs. Low/High					±25		ps
Prop Delay Match, Comparators Within Package		(Note 15)			35		ps
Prop Delay Dispersion vs.		V <sub>CHV</sub> = V <sub>CLV</sub> = 0, 6.4V			±75		
Common-Mode Input (Note 25)		V <sub>CHV</sub> = V <sub>CLV</sub> = -1.4V			±175		ps
Prop Delay Dispersion vs. Overdrive		100mV to 2V			200		ps
Drein Deley Dienes		2.5ns to 22.5ns pulse	MAX996GCCQ		±35		
Prop Delay Dispersion vs. Pulse Width		width, relative to 12.5ns pulse width	MAX996HCCQ, MAX996JCCQ		±70		ps
Prop Delay Dispersion vs. Slew Rate		0.5V/ns to 2V/ns slew rate	re		100		ps

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = +9.75V, V_{EE} = -5.25V, V_{CCO}\_ = 2.5V, SC1 = SC0 = 0, V_{CPHV}\_ = 7.2V, V_{CPLV}\_ = -2.2V, T_{J} = +85^{\circ}C, unless otherwise noted. All temperature coefficients are measured at T_{J} = +70^{\circ}C to +100^{\circ}C, unless otherwise noted.) (Note 1)$ 

PARAMETER	SYMBOL	CONDITI	ONS	MIN	TYP	MAX	UNITS
Waveform Tracking 10% to 90%		V <sub>DUT</sub> = 1.0V <sub>P-P</sub> , t <sub>R</sub> = t <sub>F</sub> = 1.0ns 10% to 90%, relative to timing at 50% point	Term mode		250		ps
OPEN-COLLECTOR LOGIC OUT			High-Z mode	KCCO	500	'006 C(	2001
V <sub>CCO</sub> Voltage Range	Vvcco	NOH_, OL_, NOL WAX99	6DCCQ, MAX996_		, and MAA	3.5	V
Output Low-Voltage Compliance	VVCCO	Set by IOUT, RTERM, and	Voco	0	-0.5	0.0	V
Output High Voltage	Voh	I <sub>CH</sub> = I <sub>NCH</sub> = I <sub>CL</sub> = I <sub>N</sub> MAX996_ GCCQ		V <sub>CCO</sub> _ - 0.10	VCCO_ - 0.04		V
Output Low Voltage	V <sub>OL</sub>	ICH_ = INCH_ = ICL_ = IN MAX996GCCQ	CL_ = 0mA,			V <sub>CCO</sub> _ - 0.38	V
Output Voltage Swing				0.30	0.33	0.40	V
Termination Resistor	RTERM	Single-ended measurem CH_, NCH_, CL_, NCL_,		47.5		52.5	Ω
Differential Rise Time	t <sub>R</sub>	20% to 80%	20% to 80%		350		ps
Differential Fall Time	tF	20% to 80%			350		ps
OPEN-EMITTER LOGIC OUTPUT	S (CH_, NCH	_, CL_, NCL_: MAX996	HCCQ and MAX996_	_JCCQ)			
V <sub>CCO</sub> Voltage Range	Vvcco			-0.1		+3.5	V
V <sub>CCO</sub> Supply Current	lvcco	All outputs 50 $\Omega$ to (V <sub>VC0</sub>	<sub>CO</sub> - 2V)		330		mA
Output High Voltage	VoH	50Ω to (V <sub>VCCO</sub> 2V)			VCCO - 0.9		V
Output Low Voltage	Vol	50Ω to (V <sub>VCCO</sub> 2V)			V <sub>CCO</sub> - 1.7		V
Output Voltage Swing		50Ω to (V <sub>VCCO</sub> 2V)		750	850	950	mV
Differential Rise Time	t <sub>R</sub>	20% to 80%			600		ps
Differential Fall Time	tϝ	20% to 80%			600		ps
CLAMPS							•
High Clamp Input Voltage Range	V <sub>CPH</sub> _			-0.3		+7.5	V
Low Clamp Input Voltage Range	V <sub>CPL</sub>			-2.5		+5.3	V
Clamp Offset Voltage	Voc	At DUT_ with IDUT_ = 1m	nA, V <sub>CPHV</sub> = 0			±100	m\/
Clamp Offset Voltage	Vos	At DUT_ with I <sub>DUT</sub> _ = -1r	$MA, V_{CPLV} = 0$			±100	mV
Offset Voltage Temperature Coefficient					±0.5		mV/°C
Classic Paular Currette Pairetti	DODD	V <sub>CC</sub> and V <sub>EE</sub> independe range, I <sub>DUT</sub> = 1mA, V <sub>CI</sub>		40			-ID
Clamp Power-Supply Rejection	PSRR	V <sub>CC</sub> and V <sub>EE</sub> independe range, I <sub>DUT</sub> = -1mA, V <sub>C</sub>		40			dB



#### **ELECTRICAL CHARACTERISTICS (continued)**

 $(VCC = +9.75V, VEE = -5.25V, VCCO_{=} = 2.5V, SC1 = SC0 = 0, VCPHV_{=} = 7.2V, VCPLV_{=} = -2.2V, T_{J} = +85^{\circ}C$ , unless otherwise noted. All temperature coefficients are measured at  $T_{J} = +70^{\circ}C$  to  $+100^{\circ}C$ , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Voltage Gain	Ay		0.96		1.00	V/V
Voltage-Gain Temperature Coefficient				-100		ppm/°C
Clamp Linearity		$I_{DUT} = 1$ mA, $V_{CPLV} = -1.5$ V, $V_{CPHV} = -0.3$ to 6.5V		±10		\/
		I <sub>DUT</sub> = -1mA, V <sub>CPHV</sub> = 6.5V, V <sub>CPLV</sub> = -1.5 to 5.3V		±10		mV
Short-Circuit Output Current		V <sub>CPHV</sub> = 0, V <sub>CPLV</sub> = -1.5V, V <sub>DUT</sub> = 6.0V	50		95	A
		V <sub>CPLV</sub> = 5V, V <sub>CPHV</sub> = 6.5V, V <sub>DUT</sub> = -1.0V	-95		-50	- mA
Clamp DC Impedance		V <sub>CPHV</sub> = 3V, V <sub>CPLV</sub> = 0, I <sub>DUT</sub> = -5mA and -15mA	50		55	
		VCPHV_ = 3V, VCPLV_ = 0, IDUT = 5mA and 15mA	50		55	Ω

- Note 1: All MIN and MAX limits are 100% tested in production.
- Note 2: Total for quad device at worst-case setting. R<sub>L</sub> ≥ 10MΩ. The applicable supply currents are measured with typical supply voltages
- **Note 3:** Does not include internal dissipation of the comparator outputs. With output loads of 50Ω to (V<sub>VCCO</sub>\_ 2V), this adds 240mW (typ) to the total chip power (MAX996 HCCQ, MAX996 JCCQ).
- Note 4: Externally forced voltages may exceed this range provided that the absolute maximum ratings are not exceeded.
- Note 5: Transition time from LLEAK being asserted to leakage current dropping below specified limits.
- **Note 6:** Transition time from LLEAK being deasserted to output returning to normal operating mode.
- Note 7: Based on simulation results only.
- Note 8: With the exception of offset and gain/CMRR tests, reference input values are calibrated for offset and gain.
- Note 9: Relative to straight line between 0 and 3V.
- **Note 10:** Full ranges are  $-1.3V \le V_{DHV} \le 6.5V$ ,  $-1.5V \le V_{DTV} \le 6.5V$ ,  $-1.5V \le V_{DLV} \le 6.3V$ .
- **Note 11:** Nominal target value is  $50\Omega$ . Contact factory for alternate trim selections within the  $45\Omega$  to  $51\Omega$  range.
- Note 12: V<sub>DTV</sub> = 1.5V, R<sub>S</sub> = 50Ω. External signal driven into T-line is a 0 to 3V edge with 1.2ns rise time (10% to 90%). Measurement is made using the comparator.
- Note 13: Measured from the crossing point of DATA\_ inputs to the settling of the driver output.
- **Note 14:** Prop delays are measured from the crossing point of the differential input signals to the 50% point of expected output swing. Rise time of the differential inputs DATA\_ and RCV\_ is 250ps (10% to 90%).


#### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = +9.75V, V_{EE} = -5.25V, V_{CCO}_ = 2.5V, SC1 = SC0 = 0, V_{CPHV} = 7.2V, V_{CPLV} = -2.2V, T_{J} = +85^{\circ}C$ , unless otherwise noted. All temperature coefficients are measured at  $T_{J} = +70^{\circ}C$  to  $+100^{\circ}C$ , unless otherwise noted.) (Note 1)


- Note 15: Rising edge to rising edge or falling edge to falling edge.
- Note 16: Specified amplitude is programmed. At this pulse width, the output reaches at least 95% of its nominal (DC) amplitude. The pulse width is measured at DATA.
- **Note 17:** Specified amplitude is programmed. Maximum data rate specified in transitions per second. A square wave that reaches at least 95% of its programmed amplitude may be generated at one-half this frequency.
- **Note 18:** Crosstalk from any driver to the other three channels. Aggressor channel is driving  $3V_{P-P}$  into a  $50\Omega$  load. Victim channels are in term mode with  $V_{DTV} = 1.5V$ .
- Note 19: Indicative of switching speed from DHV\_ or DLV\_ to DTV\_ and DTV\_ to DHV\_ or DLV\_ when VDLV\_ < VDTV\_ < VDHV\_. If VDTV\_ < VDLV\_ or VDTV\_ > VDHV\_, switching speed is degraded by approximately a factor of 3.
- Note 20: Both high and low comparators are tested.
- Note 21: Change in offset voltage over input range.
- Note 22: Change in offset voltage with power supplies independently set to their minimum and maximum values.
- Note 23: Unless otherwise noted, all prop delays are measured at 40MHz, V<sub>DUT</sub> = 0 to 2V, V<sub>CHV</sub> = V<sub>CLV</sub> = 1V, slew rate = 2V/ns, Z<sub>S</sub> = 50Ω, driver in term mode with V<sub>DTV</sub> = 0V. Comparator outputs are terminated with 50Ω to GND at scope input with V<sub>CCO</sub> = 2V. Open-collector outputs are also terminated (internally or externally) with R<sub>TERM</sub> = 50Ω to V<sub>CCO</sub>. Measured from V<sub>DUT</sub> crossing calibrated CHV\_/CLV\_ threshold to the crossing point of differential outputs.
- Note 24: V<sub>DUT</sub> = 0 to 1V, V<sub>CHV</sub> = V<sub>CLV</sub> = 0.5V. At this pulse width, the output reaches at least 90% of its DC voltage swing. The pulse width is measured at the crossing points of the differential outputs.
- Note 25: Relative to propagation delay at VCHV\_ = VCLV\_ = 1.5V. VDUT\_ = 200mVP-P. Overdrive = 100mV.

### Typical Operating Characteristics


#### DRIVER SMALL-SIGNAL RESPONSE





#### DRIVER LARGE-SIGNAL RESPONSE




DRIVE TO TERM TRANSITION














### Typical Operating Characteristics (continued)



















DRIVER REFERENCE INPUT CURRENT

















### Pin Description

PI	PIN					
MAX9963	MAX9964	NAME	FUNCTION			
1	25	V <sub>CCO</sub> 34	Collector Voltage Input, Channels 3 and 4. For open-collector outputs, this is the pullup voltage for the internal termination resistors. For open-emitter outputs, this is the collector voltage of the output transistors. Not internally connected on open-collector versions without internal termination resistors. V <sub>CCO</sub> 34 services both channel 3 and channel 4.			
2	24	DATA4	Channel 4 Multiplexer Control Inputs. Differential controls DATA4 and NDATA4 select driver 4's input from DHV4 or DLV4. Drive DATA4 above NDATA4 to select			
3	23	NDATA4	DHV4. Drive NDATA4 above DATA4 to select DLV4.			
4	22	RCV4	Channel 4 Multiplexer Control Inputs. Differential controls RCV4 and NRCV4 place channel 4 into receive mode. Drive RCV4 above NRCV4 to place channel 4 into			
5	21	NRCV4	receive mode. Drive NRCV4 above RCV4 to place channel 4 into drive mode.			
6	20	DATA3	Channel 3 Multiplexer Control Inputs. Differential controls DATA3 and NDATA3 select driver 3's input from DHV3 or DLV3. Drive DATA3 above NDATA3 to select			
7	19	NDATA3	DHV3. Drive NDATA3 above DATA3 to select DLV3.			
8	18	RCV3	Channel 3 Multiplexer Control Inputs. Differential controls RCV3 and NRCV3 place channel 3 into receive mode. Drive RCV3 above NRCV3 to place channel 3 into			
9	17	NRCV3	receive mode. Drive NRCV3 above RCV3 to place channel 3 into drive mode.			
10, 27, 54, 55, 60, 61, 65, 66, 71, 72, 99	16, 27, 54, 55, 60, 61, 65, 66, 71, 72, 99	V <sub>EE</sub>	Negative Power-Supply Input			
11, 28, 51, 56, 62, 64, 70, 75, 98	15, 28, 51, 56, 62, 64, 70, 75, 98	GND	Ground Connection			
12	14	RST	Reset Input. Asynchronous reset input for the serial register. $\overline{RST}$ is active low and asserts low-leakage mode. At power-up, hold $\overline{RST}$ low until V <sub>CC</sub> and V <sub>EE</sub> have stabilized.			
13	13	CS	Chip-Select Input. Serial-port activation input. $\overline{\text{CS}}$ is active low.			
14	12	SCLK	Serial Clock Input. Clock for serial port.			
15	11	DIN	Data Input. Serial port data input.			
16, 26, 52, 58, 68, 74, 100	10, 26, 52, 58, 68, 74, 100	Vcc	Positive Power-Supply Input			
17	9	NRCV2	Channel 2 Multiplexer Control Inputs. Differential controls RCV2 and NRCV2 place channel 2 into receive mode. Drive RCV2 above NRCV2 to place channel 2 into			
18	8	RCV2	receive mode. Drive NRCV2 above RCV2 to place channel 2 into drive mode.			
19	7	NDATA2	Channel 2 Multiplexer Control Inputs. Differential controls DATA2 and NDATA2 select driver 2's input from DHV2 or DLV2. Drive DATA2 above NDATA2 to select			
20	6	DATA2	DHV2. Drive NDATA2 above DATA2 to select DLV2.			

### **Pin Description (continued)**

P	PIN		
MAX9963	MAX9964	NAME	FUNCTION
21	5	NRCV1	Channel 1 Multiplexer Control Inputs. Differential controls RCV1 and NRCV1 place channel 1 into receive mode. Drive RCV1 above NRCV1 to place channel 1 into
22	4	RCV1	receive mode. Drive NRCV1 above RCV1 to place channel 1 into drive mode.
23	3	NDATA1	Channel 1 Multiplexer Control Inputs. Differential controls DATA1 and NDATA1 select driver 1's input from DHV1 or DLV1. Drive DATA1 above NDATA1 to select
24	2	DATA1	DHV1. Drive NDATA1 above DATA1 to select DLV1.
25	1	V <sub>CCO</sub> 12	Collector Voltage Input, Channels 1 and 2. For open-collector outputs, this is the pullup voltage for the internal termination resistors. For open-emitter outputs, this is the collector voltage of the output transistors. Not internally connected on open-collector versions without internal termination resistors. V <sub>CCO</sub> 12 services both channel 1 and channel 2.
29	97	NCL2	Observation of the April 1997
30	96	CL2	Channel 2 Low-Comparator Output. Differential output of channel 2 low comparator.
31	95	NCH2	Channel 2 High-Comparator Output. Differential output of channel 2 high
32	94	CH2	comparator.
33	93	NCL1	
34	92	CL1	Channel 1 Low-Comparator Output. Differential output of channel 1 low comparator.
35	91	NCH1	Channel 1 High-Comparator Output. Differential output of channel 1 high
36	90	CH1	comparator.
37	89	CPHV2	Channel 2 High-Clamp Reference Input
38	88	CPLV2	Channel 2 Low-Clamp Reference Input
39	87	DHV2	Channel 2 Driver-High Reference Input
40	86	DLV2	Channel 2 Driver-Low Reference Input
41	85	DTV2	Channel 2 Driver-Termination Reference Input
42	84	CHV2	Channel 2 High-Comparator Reference Input
43	83	CLV2	Channel 2 Low-Comparator Reference Input
44	82	CPHV1	Channel 1 High-Clamp Reference Input
45	81	CPLV1	Channel 1 Low-Clamp Reference Input
46	80	DHV1	Channel 1 Driver-High Reference Input
47	79	DLV1	Channel 1 Driver-Low Reference Input
48	78	DTV1	Channel 1 Driver-Termination Reference Input
49	77	CHV1	Channel 1 High-Comparator Reference Input
50	76	CLV1	Channel 1 Low-Comparator Reference Input
53	73	DUT1	Channel 1 Device Under Test Input/Output. Combined I/O for driver, comparator, and clamp.
57, 69	57, 69	N.C.	No Connection. Leave open.
59	67	DUT2	Channel 2 Device Under Test Input/Output. Combined I/O for driver, comparator, and clamp.
63	63	TEMP	Temperature Monitor Output
	-		

### Pin Description (continued)

PIN		T			
MAX9963	MAX9964	NAME	FUNCTION		
67	59	DUT3	Channel 3 Device Under Test Input/Output. Combined I/O for driver, comparator, and clamp.		
73	53	DUT4	Channel 4 Device Under Test Input/Output. Combined I/O for driver, comparator and clamp.		
76	50	CLV4	Channel 4 Low-Comparator Reference Input		
77	49	CHV4	Channel 4 High-Comparator Reference Input		
78	48	DTV4	Channel 4 Driver-Termination Reference Input		
79	47	DLV4	Channel 4 Driver-Low Reference Input		
80	46	DHV4	Channel 4 Driver-High Reference Input		
81	45	CPLV4	Channel 4 Low-Clamp Reference Input		
82	44	CPHV4	Channel 4 High-Clamp Reference Input		
83	43	CLV3	Channel 3 Low-Comparator Reference Input		
84	42	CHV3	Channel 3 High-Comparator Reference Input		
85	41	DTV3	Channel 3 Driver-Termination Reference Input		
86	40	DLV3	Channel 3 Driver-Low Reference Input		
87	39	DHV3	Channel 3 Driver-High Reference Input		
88	38	CPLV3	Channel 3 Low-Clamp Reference Input		
89	37	CPHV3	Channel 3 High-Clamp Reference Input		
90	36	CH4	Channel 4 High-Comparator Output. Differential output of channel 4 high		
91	35	NCH4	comparator.		
92	34	CL4	Channel 4 Low-Comparator Output. Differential output of channel 4 low		
93	33	NCL4	comparator.		
94	32	CH3	Channel 3 High-Comparator Output. Differential output of channel 3 high		
95	31	NCH3	comparator.		
96	30	CL3	Channel 3 Low-Comparator Output. Differential output of channel 3 low		
97	29	NCL3	comparator.		

### **Detailed Description**

The MAX9963/MAX9964 four-channel, high-speed pin electronics driver and comparator ICs for automatic test equipment include, for each channel, a three-level pin driver, a dual comparator, and variable clamps (Figure 1). The driver features a -1.5V to +6.5V operating range and high-speed operation, including high-Z and active termination (3rd-level drive) modes, which is highly linear even at low-voltage swings. The comparator provides low timing dispersion regardless of changes in input slew rate and pulse width. The clamps provide damping of high-speed DUT\_ waveforms when the device is configured as a high-impedance receiver.

Each of the four channels has high-speed, differential inputs compatible with ECL, LVPECL, LVDS, and GTL

signal levels, with optional  $100\Omega$  differential input terminations. Optional internal resistors at DATA\_ and RCV\_ provide differential termination of LVDS inputs. Optional internal resistors at CH\_ and CL\_ provide the pullup voltage and source termination for open-collector comparator outputs. These options significantly reduce the discrete component count on the circuit board.

The MAX9963/MAX9964 are available in two grade options. An A-grade version provides tighter matching of gain and offset of the drivers, and tighter offset matching of the comparators. This allows reference levels to be shared across multiple channels in cost-sensitive systems. A B-grade version provides lower cost for system designs that incorporate independent reference levels for each channel.




Figure 1. MAX9963/MAX9964 Block Diagram

18 \_\_\_\_\_\_ **// // // //** 




Figure 2. Simplified Driver Channel

**Table 1. Slew Rate Logic** 

SC1	SC0	DRIVER SLEW RATE (%)		
0	0	100		
0	1	75		
1	0	50		
1	1	25		

#### **Table 2. Driver Logic**

EXTERNAL CONNECTIONS		CON	RNAL TROL STER	DRIVER OUTPUT	
DATA_	RCV_	TMSEL	LLEAK		
1	0	Χ	0	Drive to DHV_	
0	0	Χ	0	Drive to DLV_	
X	1	1	0	Drive to DTV_ (term mode)	
Х	1	0	0	High-impedance (high-z) mode	
Х	Х	Х	1	Low-leakage mode	

The MAX9963/MAX9964 modal operation is programmed through a 3-wire, low-voltage CMOS-compatible serial interface.

#### **Output Driver**

The driver input is a high-speed multiplexer that selects one of three voltage inputs, DHV\_, DLV\_, or DTV\_. This switching is controlled by high-speed inputs DATA\_ and RCV\_, and mode control bit TMSEL. A slew rate circuit controls the slew rate of the buffer input. One of four possible slew rates can be selected (Table 1). The slew rate of the internal multiplexer sets the 100% driver slew rate (see the Driver Large-Signal Response graph in the *Typical Operating Characteristics*).

DUT\_ can be toggled at high speed between the buffer output and high-impedance mode, or it can be placed in low-leakage mode (Figure 2, Table 2). In high-impedance mode, the clamps are connected. This switching is controlled by high-speed input RCV\_ and mode control bits TMSEL and LLEAK. In high-impedance mode, the bias current at DUT\_ is less than 3µA, while the node maintains its ability to track high-speed signals. In

low-leakage mode, the bias current at DUT\_ is further reduced to less than 15nA, and signal tracking slows.

The nominal driver output resistance is  $50\Omega$ . Contact the factory for different resistance values within the  $45\Omega$  to  $51\Omega$  range.

#### Clamps

A pair of voltage clamps (high and low) can be configured to limit the voltage at DUT\_, and to suppress reflections when the channel is configured as a high-impedance receiver. The clamps behave as diodes connected to the outputs of high-current buffers. Internal circuitry compensates for the diode drop at 1mA clamp current. Set the clamp voltages using external connections CPHV\_ and CPLV\_. The clamps are enabled only when the driver is in the high-impedance mode (Figure 2). For transient suppression, set the clamp voltages to approximately the minimum and maximum expected DUT\_ voltage range. The optimal clamp voltages are application specific and must be empirically determined. If clamping is not desired, set the clamp voltages at least 0.7V outside the expected

**Table 3. Comparator Logic** 

DUT_ > CHV_	DUT_ > CLV_	CH_	CL_	
0	0	0	0	
0	1	0	1	
1	0	1	0	
1	1	1	1	




Figure 3. Open-Collector Comparator Outputs

DUT\_ voltage range; overvoltage protection remains active without loading DUT\_.

#### **Comparators**

The MAX9963/MAX9964 have two independent high-speed comparators for each channel. Each comparator has one input connected internally to DUT\_ and the other input connected to either CHV\_ or CLV\_ (Figure 1). Comparator outputs are a logical result of the input conditions, as indicated in Table 3.

Three configurations are available for the comparator differential outputs to ease interfacing with a wide variety of logic families. An open-collector configuration switches an 8mA current source between the two outputs. This configuration is available with and without internal termination resistors connected to VCCO\_\_ (Figure 3). For versions without internal termination resistors, leave VCCO\_ unconnected and add the required external resistors. These resistors are typically  $50\Omega$  to the pullup voltage at the receiving end of the output trace. Alternate configurations can be used, provided that the Absolute Maximum Ratings are not exceeded. For versions with internal terminations, connect VCCO to the desired VOH voltage. Each output provides a nominal  $400 \text{mV}_{P-P}$  swing and  $50\Omega$  source termination.




Figure 4. Open-Emitter Comparator Outputs

**Table 4. Shift Register Functions** 

BIT	NAME	DESCRIPTION			
D7	1E	Channel 1 Write Enable. Set to 1 to update the control byte for channel 1. Set to zero to make no changes to channel 1.			
D6	2E	Channel 2 Write Enable. Set to 1 to update the control byte for channel 2. Set to zero to make no changes to channel 2.			
D5	3E	Channel 3 Write Enable. Set to 1 to update the control byte for channel 3. Set to zero to make no changes to channel 3.			
D4	4E	Channel 4 Write Enable. Set to 1 to update the control byte for channel 4. Set to zero to make no changes to channel 4.			
D3	LLEAK	Low-Leakage Select. Set to 1 to put driver and clamps into a low-leakage mode. Comparators remain active in low-leakage mode. Set to zero for normal operation.			
D2	SC1	Driver Slew-Rate Select. SC1 and SC0 set			
D1	SC0	the driver slew rate. See Table 1.			
D0	TMSEL	Driver Termination Select. Set to 1 to force the driver output to the DTV_voltage (term mode) when RCV_ = 1. Set to zero to place the driver into a high-impedance state (high-Z mode) when RCV_ = 1. See Table 2.			

An open-emitter configuration is also available (Figure 4). Connect an external collector voltage to VCCO\_ and add external pulldown resistors. These resistors are typically  $50\Omega$  to VCCO\_ - 2V at the receiving end of the output trace. Alternate configurations can be used, provided that the Absolute Maximum Ratings are not exceeded.

#### Low-Leakage Mode, LLEAK

Asserting LLEAK through the serial port or with RST places the MAX9963/MAX9964 into a very-low-leakage state in which the DUT\_ input current is less than 10nA over the 0 to 3V range. In this mode, the comparators still function at full speed but the driver and clamps are disabled. This mode is convenient for making IDDQ and PMU measurements without the need for an output disconnect relay. LLEAK is programmed independently for each channel.

If DUT\_ is driven with a high-speed signal while LLEAK is asserted, leakage current momentarily increases beyond the limits specified for normal operation. The low-leakage recovery specification in the *Electrical Characteristics* table indicates device behavior under this condition.

#### **Temperature Monitor**

Each device supplies a single temperature output signal, TEMP, that asserts a nominal output voltage of 3.43V at a die temperature of +70°C (343K). The output voltage increases proportionately with temperature at a rate of 10mV/°C. The temperature sensor output impedance is  $15k\Omega$  (typ).




Figure 5. Serial Interface Timing

#### **Serial Interface and Device Control**

A CMOS-compatible serial interface controls the MAX9963/MAX9964 modes (Figure 6). Control data flow into an 8-bit shift register (MSB first) and are latched when  $\overline{\text{CS}}$  is taken high, as shown in Figure 5. Data from the shift register are then loaded into any or all of a group of four quad latches, determined by bits D4 through D7, as indicated in Figure 6 and Table 4. The quad latches contain the 4 mode bits for each channel of the quad pin driver. The mode bits, in conjunction with external inputs DATA\_ and RCV\_, manage the features of each channel, as shown in Tables 1 and 2.  $\overline{\text{RST}}$  sets LLEAK=1 for all channels, forcing them into low-leakage  $\overline{\text{mode}}$ . All other bits are unaffected. At power-up, hold  $\overline{\text{RST}}$  low until VCC and VEE have stabilized.

#### **Heat Removal**

These devices require heat removal under normal circumstances through the exposed pad, either by soldering to circuit board copper (MAX9964) or by use of an external heat sink (MAX9963). The exposed pad is electrically at  $V_{\text{EE}}$  potential for both package types, and must be either connected to  $V_{\text{FE}}$  or isolated.

### **Chip Information**

**TRANSISTOR COUNT: 6499** 

PROCESS: Bipolar

#### Package Information

For the latest package outline information, go to **www.maxim-ic.com/packages**.





Figure 6. Serial Interface

### Selector Guide


PART	ACCURACY GRADE	COMPARATOR OUTPUT TYPE	COMPARATOR OUTPUT TERMINATION	HIGH-SPEED DIGITAL INPUT TERMINATION	HEAT EXTRACTION	PIN-PACKAGE
MAX9963ADCCQ*	А	Open collector	None	None	Тор	100 TQFP-EPR
MAX9963AKCCQ*	Α	Open collector	None	100Ω LVDS	Тор	100 TQFP-EPR
MAX9963AGCCQ*	Α	Open collector	50Ω to V <sub>CCO</sub>	100Ω LVDS	Тор	100 TQFP-EPR
MAX9963AHCCQ*	Α	Open emitter	None	None	Тор	100 TQFP-EPR
MAX9963AJCCQ	А	Open emitter	None	100Ω LVDS	Тор	100 TQFP-EPR
MAX9963BDCCQ*	В	Open collector	None	None	Тор	100 TQFP-EPR
MAX9963BKCCQ*	В	Open collector	None	100Ω LVDS	Тор	100 TQFP-EPR
MAX9963BGCCQ	В	Open collector	50Ω to Vcco	100Ω LVDS	Тор	100 TQFP-EPR
MAX9963BHCCQ*	В	Open emitter	None	None	Тор	100 TQFP-EPR
MAX9963BJCCQ*	В	Open emitter	None	100Ω LVDS	Тор	100 TQFP-EPR
MAX9964ADCCQ*	Α	Open collector	None	None	Bottom	100 TQFP-EP
MAX9964AKCCQ*	А	Open collector	None	100Ω LVDS	Bottom	100 TQFP-EP
MAX9964AGCCQ*	А	Open collector	50Ω to V <sub>CCO</sub>	100Ω LVDS	Bottom	100 TQFP-EP
MAX9964AHCCQ*	А	Open emitter	None	None	Bottom	100 TQFP-EP
MAX9964AJCCQ*	Α	Open emitter	None	100Ω LVDS	Bottom	100 TQFP-EP
MAX9964BDCCQ*	В	Open collector	None	None	Bottom	100 TQFP-EP
MAX9964BKCCQ*	В	Open collector	None	100Ω LVDS	Bottom	100 TQFP-EP
MAX9964BGCCQ	В	Open collector	50Ω to VCCO	100Ω LVDS	Bottom	100 TQFP-EP
MAX9964BHCCQ*	В	Open emitter	None	None	Bottom	100 TQFP-EP
MAX9964BJCCQ*	В	Open emitter	None	100Ω LVDS	Bottom	100 TQFP-EP

<sup>\*</sup>Future product—contact factory for availability.

### **Pin Configurations**



Pin Configurations (continued)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600