**General Description**

The MAX6877/MAX6878/MAX6879 multivoltage power trackers/sequencers/supervisors monitor up to three system voltages and provide proper power-up and power-down control for systems requiring voltage tracking or sequencing. These devices ensure controlled voltage tracking within a specified range or sequencing in the proper order as system power supplies are enabled. The MAX6877/MAX6878/MAX6879 generate all required voltages and timing to control up to three external n-channel pass FETs for the OUT1/OUT2/OUT3 supply voltages (see the Selector Guide for different features of each device).

The MAX6877/MAX6878/MAX6879 feature adjustable undervoltage thresholds for each input supply. When all the voltages are above these adjustable thresholds, the devices turn on the external n-channel MOSFETs to either sequence or track the voltages to the system. During voltage-tracking mode, the voltage at the GATE of each MOSFET is increased to slowly bring up all supplies at a controlled slew rate. The MAX6877/MAX6878/MAX6879 feature an autoretry or latch-off mode with capacitor-adjusted timing.

These devices also provide a controlled power-down (tracking mode) when the system shuts off in an orderly manner. When an unexpected fault occurs, the outputs are all pulled down simultaneously with an internal 100Ω pulldown to help discharge capacitive loads at the MOSFET’s source. The MAX6877/MAX6878/MAX6879 feature independent internal charge pumps to fully enhance the external FETs for low-voltage drop at highpass current. The MAX6877 and MAX6878 also feature a power-good output with a selectable timeout period that can be used for system reset.

The MAX6877/MAX6878/MAX6879 are available in small 4mm x 4mm 24-pin and 16-pin thin QFN packages and are fully specified over the -40°C to +85°C extended operating temperature range.

**Applications**

- Multivoltage Systems
- Networking Systems
- Telecom
- Storage Equipment
- Servers/Workstations

**Features**

- Pin-Selectable Tracking or Sequencing Control for Up to Three Supply Voltages
- Capacitor-Adjustable Power-Up/Down Tracking Slew Rate
- Capacitor-Adjustable Power-Up Sequencing Delay
- Internal Charge Pumps to Enhance External n-Channel FETs
- Capacitor-Adjustable Timeout Period Power-Good Output (MAX6877/MAX6878)
- Adjustable Undervoltage Lockout or Logic-Enable Input
- Internal 100Ω Pulldown for Each Output to Discharge Capacitive Load Quickly
- 0.5V to 5.5V Nominal IN_/OUT_ Range
- 2.7V to 5.5V Operating Voltage Range
- Immune to Short Voltage Transients
- Small 4mm x 4mm 24-Pin or 16-Pin Thin QFN Packages

**Ordering Information**

<table>
<thead>
<tr>
<th>PART</th>
<th>TEMP RANGE</th>
<th>PIN-PACKAGE</th>
<th>PKG CODE</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAX6877ETG+</td>
<td>-40°C to +85°C</td>
<td>24 Thin QFN</td>
<td>T2444-4</td>
</tr>
</tbody>
</table>

Ordering Information continued at end of data sheet.

+Denotes lead-free package.

**Pin Configurations**

Selector Guide appears at end of data sheet.

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.
**Dual-/Triple-Voltage, Power-Supply Trackers/Sequencers/Supervisors**

**ABSOLUTE MAXIMUM RATINGS**

(All voltages referenced to GND, unless otherwise noted.)

IN1, IN2, IN3, VCC ....................................................-0.3V to +6V

ABP ....................................................-0.3V to the highest of VIN1 - VIN3 or VCC

SET1, SET2, SET3 ....................................................-0.3V to +6V

GATE1, GATE2, GATE3 ....................................................-0.3V to +12V

OUT1, OUT2, OUT3 ....................................................-0.3V to +6V

LTCH/RTR, TRK/SEQ, MARGIN ....................................................-0.3V to +6V

FAULT, PG/RST, EN/UV ....................................................-0.3V to +6V

DELAY, SLEW, TIMEOUT ....................................................-0.3V to +6V

OUT__ Current ....................................................................±50mA

GND Current.....................................................................±50mA

Input/Output Current (all pins except OUT__ and GND) ...........................................................±20mA

Continuous Power Dissipation (TA = +70°C)

16-Pin 4mm x 4mm Thin QFN (derate 16.9mW/°C above +70°C) ..............................................1349mW

24-Pin 4mm x 4mm Thin QFN (derate 20.8mW/°C above +70°C) ..............................................1667mW

Operating Temperature Range ................................-40°C to +85°C

Storage Temperature Range ................................-65°C to +150°C

Maximum Junction Temperature...................................+150°C

Lead Temperature (soldering, 10s) .................................+300°C

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**ELECTRICAL CHARACTERISTICS**

(VCC, IN1, IN2, or IN3 = +2.7V to +5.5V, EN/UV = MARGIN = ABP, TA = -40°C to +85°C, unless otherwise specified. Typical values are at TA = +25°C, unless otherwise noted.) (Note 1)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating Voltage Range</td>
<td>VCC</td>
<td>Voltage on ABP (the highest of VCC or IN_) to ensure that PG/RST and FAULT are valid and GATE_ = 0V</td>
<td>1.4</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Voltage on ABP (the highest of VCC or IN_) to ensure the device is fully operational</td>
<td>2.7</td>
<td>5.5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Supply Current</td>
<td>ICC</td>
<td>VCC = 5.5V, IN1 = IN2 = IN3 = 3.3V, no load</td>
<td>1.1</td>
<td>1.8</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>SET_ Threshold Range</td>
<td>VTH</td>
<td>SET_ falling, TA = +25°C</td>
<td>0.4925</td>
<td>0.5</td>
<td>0.5075</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SET_ falling, TA = -40°C to +85°C</td>
<td>0.4875</td>
<td>0.5</td>
<td>0.5125</td>
<td></td>
</tr>
<tr>
<td>SET_ Threshold Hysteresis</td>
<td>VTH,HYS</td>
<td>SET_ rising</td>
<td>0.5</td>
<td></td>
<td></td>
<td>%</td>
</tr>
<tr>
<td>SET_ Input Current</td>
<td>ISET</td>
<td>SET_ = 0.5V</td>
<td>-100</td>
<td>+100</td>
<td></td>
<td>nA</td>
</tr>
<tr>
<td>EN/UV Input Voltage</td>
<td>VEN_R</td>
<td>Input rising</td>
<td>1.286</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>EN/UV falling</td>
<td>1.22</td>
<td>1.25</td>
<td>1.28</td>
<td></td>
</tr>
<tr>
<td>EN/UV Input Current</td>
<td>IEN</td>
<td>EN/UV falling, 100mV overdrive</td>
<td>-5</td>
<td>+5</td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>EN/UV Input Pulse Width</td>
<td>IEN</td>
<td></td>
<td>7</td>
<td></td>
<td></td>
<td>µs</td>
</tr>
<tr>
<td>DELAY, TIMEOUT Output Current</td>
<td>ID</td>
<td>(Notes 2, 3)</td>
<td>2.12</td>
<td>2.5</td>
<td>2.88</td>
<td>µA</td>
</tr>
<tr>
<td>DELAY, TIMEOUT Threshold Voltage</td>
<td>VCC = 3.3V</td>
<td></td>
<td>1.25</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SLEW Output Current (Note 4)</td>
<td>IS</td>
<td></td>
<td>22.5</td>
<td>25</td>
<td>27.5</td>
<td>µA</td>
</tr>
<tr>
<td>Track/Sequence Slew-Rate Timebase Accuracy</td>
<td>SR</td>
<td>CSLEW = 200pF (Note 4)</td>
<td>-15</td>
<td>+15</td>
<td></td>
<td>%</td>
</tr>
<tr>
<td>Timebase/CSLEW Ratio</td>
<td></td>
<td>100pF &lt; CSLEW &lt; 1nF (Note 4)</td>
<td>104</td>
<td></td>
<td></td>
<td>kΩ</td>
</tr>
<tr>
<td>Slew-Rate Accuracy during Power-Up and Power-Down</td>
<td></td>
<td>CSLEW = 200pF, ABP = 5.5V (Note 4)</td>
<td>-50</td>
<td>+50</td>
<td></td>
<td>%</td>
</tr>
<tr>
<td>Power-Good Threshold</td>
<td>VTH,PG</td>
<td>VOUT_falling</td>
<td>91.5</td>
<td>92.5</td>
<td>93.5</td>
<td>%</td>
</tr>
</tbody>
</table>
## ELECTRICAL CHARACTERISTICS (continued)

(VCC, IN1, IN2, or IN3 = +2.7V to +5.5V, EN/UV = MARGIN = ABP, TA = -40°C to +85°C, unless otherwise specified. Typical values are at TA = +25°C, unless otherwise noted.) (Note 1)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power-Good Threshold Hysteresis</td>
<td>V_HYS_PG</td>
<td>V_{OUT_} rising</td>
<td>0.5</td>
<td></td>
<td></td>
<td>%</td>
</tr>
<tr>
<td>GATE_ Output High</td>
<td>V_{GOH}</td>
<td>I_{SOURCE} = 0.5µA</td>
<td>IN_ +</td>
<td>4.2</td>
<td>IN_ +</td>
<td>5.0</td>
</tr>
<tr>
<td>GATE_ Pullup Current</td>
<td>I_{GUP}</td>
<td>During power-up and power-down, V_{GATE_} = 1V</td>
<td>2.5</td>
<td>4</td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>GATE_ Pulldown Current</td>
<td>I_{GD}</td>
<td>During power-up and power-down, V_{GATE_} = 5V</td>
<td>2.5</td>
<td>4</td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td></td>
<td>I_{GDS}</td>
<td>When disabled, V_{GATE_} = 5V, V_{IN_} ≥ 2.7V</td>
<td>9.5</td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>When disabled, V_{GATE_} = 5V, V_{IN_} ≥ 4V</td>
<td>20</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SET_ to GATE_ Delay</td>
<td>t_{D-GATE}</td>
<td>SET falling, 25mV overdrive</td>
<td>6</td>
<td></td>
<td></td>
<td>µs</td>
</tr>
<tr>
<td>FAULT, PG/RST Output Low</td>
<td>V_{OL}</td>
<td>V_{IN_} ≥ 2.7V, I_{SINK} = 1mA, output asserted</td>
<td>0.3</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_{IN_} ≥ 4.0V, I_{SINK} = 4mA, output asserted</td>
<td>0.4</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Tracking Differential Voltage Stop Ramp</td>
<td>V_{TRK}</td>
<td>Differential between each of the OUT_ and the ramp voltage during power-up and power-down, Figure 10 (Note 5)</td>
<td>75</td>
<td>125</td>
<td>180</td>
<td>mV</td>
</tr>
<tr>
<td>Tracking Differential Fault Voltage</td>
<td>V_{TRK_F}</td>
<td>Differential between each of the OUT_ and the ramp voltage, Figure 10 (Note 5)</td>
<td>200</td>
<td>250</td>
<td>310</td>
<td>mV</td>
</tr>
<tr>
<td>Tracking Differential Voltage Hysteresis</td>
<td>V_{TH_PL}</td>
<td>OUT_ falling</td>
<td>125</td>
<td>142</td>
<td>170</td>
<td>mV</td>
</tr>
<tr>
<td>Power-Low Threshold</td>
<td>V_{TH_PLHY}</td>
<td>OUT_ rising</td>
<td>10</td>
<td></td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td>OUT to GND Pulldown Impedance</td>
<td>V_{ABP} &gt; 2.7V (Note 6)</td>
<td></td>
<td>100</td>
<td></td>
<td></td>
<td>Ω</td>
</tr>
<tr>
<td>MARGIN, TRK/SEQ, LTCH/RTR Pullup Current</td>
<td>I_{IN}</td>
<td></td>
<td>7</td>
<td>10</td>
<td>13</td>
<td>µA</td>
</tr>
<tr>
<td>MARGIN, TRK/SEQ, LTCH/RTR Input Voltage</td>
<td>V_{IL}</td>
<td></td>
<td>0.8</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>V_{IH}</td>
<td></td>
<td>2.0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MARGIN, TRK/SEQ, LTCH/RTR Glitch Rejection</td>
<td>100</td>
<td>ns</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Notes:

1. Specifications guaranteed for the stated global conditions. 100% production tested at TA = +25°C and TA = +85°C. Specifications at TA = -40°C to +85°C are guaranteed by design. These devices meet the parameters specified when at least one of VCC, IN1/IN2/IN3 is between 2.7V to 5.5V, while the remaining IN1/IN2/IN3 are between 0 and 5.5V.

2. A current I_D = 2.5µA ±15% is generated internally and is used to set the DELAY and TIMEOUT periods and used as a reference for tDELAY and tTIMEOUT.

3. The total DELAY is t_{DELAY} = 200ms + (500kΩ x C_{DELAY}). Leave DELAY unconnected for 200µs delay. The total TIMEOUT is t_{TIMEOUT} = 200µs + (500kΩ x C_{TIMEOUT}). Leave TIMEOUT unconnected for 200µs timeout.

4. A current I_S = 25µA ±10% is generated internally and used as a reference for tFAULT, tRETRY, and slew rate.

5. During power-up, only the condition OUT\_ < ramp - V_{TRK\_F} is checked in order to stop the ramp. However, both conditions OUT\_ < ramp - V_{TRK\_F} and OUT\_ > ramp + V_{TRK\_F} cause a fault. During power-down, only the condition OUT > ramp + V_{TRK\_F} is checked in order to stop the ramp. However, both conditions OUT\_ < ramp - V_{TRK\_F} and OUT\_ > ramp + V_{TRK\_F} cause a fault (see Figure 10). Therefore, if OUT1, OUT2, and OUT3 (during power-up tracking and power-down) differ by more than 2 x V_{TRK\_F}, a fault condition is asserted.

6. A 100Ω pulldown to GND activated by a fault condition. See the Internal Pulldown section.
MAX6877/MAX6878/MAX6879

Dual-/Triple-Voltage, Power-Supply Trackers/Sequencers/Supervisors

BUS VOLTAGE MONITORED THROUGH EN/UV INPUT

IN1 = 2.5V
IN2 = 1.8V
IN3 = 0.7V

CAPACITOR-ADJUSTED SLEW RATE

MONITORED THROUGH SET THRESHOLDS ON SET_ INPUTS

OUT1 = 2.5V
OUT2 = 1.8V
OUT3 = 0.7V

PG/RST

Figure 1. Tracking Timing Diagram in Normal Mode
Dual-/Triple-Voltage, Power-Supply Trackers/Sequencers/Supervisors

Figure 2. Tracking in Fast Shutdown Mode

Forced into quick shutdown after normal shutdown when IN1 goes below its set voltage.

IN1 = 2.5V
IN2 = 1.8V
IN3 = 0.7V

OUT1 = 2.5V
OUT2 = 1.8V
OUT3 = 0.7V

Fault = High

PG/RST

Timeout

Delay

BUS voltage monitored through EN/UV input

In1 goes below set1 threshold

Capacitor-adjusted slew rate

EN/UV

VEN_R

VEN_F

EN/UV

VEN_R

VEN_F

Ven_F

Ven_F

Ven_F

Ven_F

Ven_F

Ven_F

Ven_F

Ven_F

Ven_F

Ven_F

Ven_F

Ven_F

EN/UV

VEn_R

VEN_R

IN1 = 2.5V

IN2 = 1.8V

IN3 = 0.7V

OUT1 = 2.5V

OUT2 = 1.8V

OUT3 = 0.7V

PG/RST

Fault = High

Forced into quick shutdown after normal shutdown when IN1 goes below its set voltage.

Figure 2. Tracking in Fast Shutdown Mode
Dual-/Triple-Voltage, Power-Supply Trackers/Sequencers/Supervisors

EN/UV BUS VOLTAGE MONITORED THROUGH EN/UV INPUT

IN$_1$ = 2.5V
IN$_2$ = 1.8V
IN$_3$ = 0.7V

OUT$_1$ = 2.5V
OUT$_2$ = 1.8V
OUT$_3$ = 0.7V

CAPACITOR-ADJUSTED SLEW RATE
MONITORED THROUGH SET THRESHOLDS ON SET$_n$ INPUTS

PG/RST MONITORED THROUGH SET THRESHOLDS ON SET$_n$ INPUTS

t$_{DELY}$
t$_{DELY}$
t$_{DELY}$
t$_{TIMEOUT}$

Figure 3. Sequencing in Normal Mode
Dual-/Triple-Voltage, Power-Supply Trackers/Sequencers/Supervisors

IN1 = 2.5V
IN2 = 1.8V
IN3 = 0.7V
MONITORED THROUGH SET THRESHOLDS ON SET_ INPUTS

OUT1 = 3.3V
OUT2 = 1.8V
OUT3 = 0.7V
EN/UV
BUS VOLTAGE MONITORED THROUGH EN/UV INPUT
FORCED INTO QUICK SHUTDOWN WHEN OUT1 FALLS BELOW 92.5% of IN1

VEN_R
CAPACITOR-ADJUSTED SLEW RATE

PG/RST
FAULT
CAPACITOR-ADJUSTED SLEW RATE

Figure 4. Sequencing in Fast Shutdown Mode
Dual-/Triple-Voltage, Power-Supply Trackers/Sequencers/Supervisors

Figure 5. Timing Diagram (Aborted Tracking)
Dual-/Triple-Voltage, Power-Supply Trackers/Sequencers/Supervisors

BUS VOLTAGE MONITORED THROUGH EN/UV INPUT

IN1 = 2.5V  
IN2 = 1.8V  
IN3 = 0.7V

OUT1 = 2.5V  
OUT2 = 1.8V  
OUT3 = 0.7V

MONITORED THROUGH SET THRESHOLDS ON SET_ INPUTS

EN/UV

PG/RST = LOW

CAPACITOR-ADJUSTED SLEW RATE

t_DELAY
t_DELAY
t_DELAY

*TIMEOUT

*ANY POWER-DOWN CONDITION BEFORE t_TIMEOUT (PG/RST ASSERTED) CAUSES A SHUTDOWN.

Figure 6. Timing Diagram (Aborted Sequencing)
Dual-/Triple-Voltage, Power-Supply Trackers/Sequencers/Supervisors

Figure 7. tFAULT and tRETRY Timing Diagram in Tracking

Figure 8. tFAULT and tRETRY Timing Diagram in Sequencing
Dual-/Triple-Voltage, Power-Supply Trackers/Sequencers/Supervisors

Typical Operating Characteristics

(VCC = 2.7V to 5.5V, CSLEW = 200pF, EN = MARGIN = ABP, TA = +25°C, unless otherwise noted.)

1. Vcc Supply Current vs. Input Voltage
2. Normalized Power-Good Timeout vs. Temperature
3. Power-Good Timeout vs. Ctimeout
4. Normalized Set_Threshold vs. Temperature
5. Normalized Delay Timeout vs. Temperature
6. Slew Rate vs. Cslew
7. Delay Timeout vs. Cdelay
8. Normalized En/Ov Threshold vs. Temperature
9. In_ Transient Duration vs. In_ Threshold Overdrive

MAXIM
Dual-/Triple-Voltage, Power-Supply Trackers/Sequencers/Supervisors

Typical Operating Characteristics (continued)

(VCC = 2.7V to 5.5V, CSLEW = 200pF, EN = MARGIN = ABP, TA = +25°C, unless otherwise noted.)
## Pin Description

<table>
<thead>
<tr>
<th>PIN</th>
<th>NAME</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAX6877</td>
<td>MAX6878</td>
<td>MAX6879</td>
</tr>
<tr>
<td>1</td>
<td>VCC</td>
<td>Optional Supply Voltage Input. Connect VCC to an alternate (i.e., always-on) supply if desired. Leave VCC unconnected, if not used. VCC allows IN_ supplies less than UVLO to be tracked. VCC is internally pulled down by a 100kΩ resistor.</td>
</tr>
<tr>
<td>2</td>
<td>ABP</td>
<td>Internal Supply Bypass Input. Bypass ABP with a 1µF capacitor to GND. ABP maintains the device supply voltage during rapid power-down conditions.</td>
</tr>
<tr>
<td>3</td>
<td>SET3</td>
<td>Externally Adjusted IN_ Undervoltage Lockout Threshold. Connect SET_ to an external resistor-divider network to set the desired undervoltage threshold for each IN_ supply (see the Typical Application Circuit). All SET_ inputs must be above the internal SET_ threshold (0.5V) to enable tracking or sequencing functionality.</td>
</tr>
<tr>
<td>4</td>
<td>SET2</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>SET1</td>
<td></td>
</tr>
<tr>
<td>—</td>
<td>3, 16, 17, 22</td>
<td>N.C.</td>
</tr>
<tr>
<td>6</td>
<td>EN/UV</td>
<td>Logic-Enable Input or Undervoltage Lockout Monitor Input. EN/UV must be high (EN/UV &gt; VEN_R) to enable voltage tracking or sequencing power-up operation. OUT_ begins tracking down when EN/UV &lt; VEN_F. Connect EN/UV to an external resistor-divider network to set the external UVLO threshold.</td>
</tr>
<tr>
<td>7</td>
<td>GND</td>
<td>Ground</td>
</tr>
<tr>
<td>8</td>
<td>DELAY</td>
<td>Tracking Startup/Sequence Delay Select Input. Connect a capacitor from DELAY to GND to select the desired delay period before tracking is enabled (after all SET_ inputs and EN/UV are above their respective thresholds) or between supply sequences. Leave DELAY unconnected for the default 200µs delay period.</td>
</tr>
<tr>
<td>9</td>
<td>SLEW</td>
<td>Slew-Rate Adjustment Input. Connect a capacitor from SLEW to GND to select the desired OUT_ slew rate.</td>
</tr>
<tr>
<td>10</td>
<td>TIMEOUT</td>
<td>PG/RST Timeout Period Adjust Input. PG/RST asserts high after the timeout period when all OUT_ exceed their IN_ referenced threshold. Connect a capacitor from TIMEOUT to GND to set the desired timeout period. Leave TIMEOUT unconnected for the default 200µs delay period.</td>
</tr>
<tr>
<td>11</td>
<td>LTCH/RTR</td>
<td>Latch/Autoretry Selection Input. Drive LTCH/RTR low to select the latch mode. Connect LTCH/RTR to ABP or leave unconnected to select autoretry mode. LTCH/RTR is internally pulled up to ABP through a 10µA current source.</td>
</tr>
<tr>
<td>12</td>
<td>TRK/SEQ</td>
<td>Track/Sequence Select Input. Drive TRK/SEQ low to enable supply tracking function. Connect TRK/SEQ to ABP or leave it unconnected to enable supply sequencing. TRK/SEQ is internally pulled to ABP through a 10µA current source.</td>
</tr>
<tr>
<td>13</td>
<td>MARGIN</td>
<td>Margin Input, Active-Low. Drive MARGIN low to enable margin mode (see the Margin Input (MARGIN) section). The MARGIN functionality is disabled (returns to normal monitoring mode) after MARGIN returns high. MARGIN is internally pulled up to ABP through a 10µA current source.</td>
</tr>
</tbody>
</table>
## Dual-/Triple-Voltage, Power-Supply Trackers/Sequencers/Supervisors

### Pin Description (continued)

<table>
<thead>
<tr>
<th>PIN</th>
<th>NAME</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>14</td>
<td>PG/RST</td>
<td>Power-Good Output, Open-Drain. PG_RST asserts high TIMEOUT after all OUT_ voltages exceed the $V_{TH}_{PG}$ thresholds.</td>
</tr>
<tr>
<td>15</td>
<td>FAULT</td>
<td>Tracking Fault Alert Output, Active Low, Open-Drain. FAULT asserts low if a tracking failure is present for longer than the selected fault period or if tracking voltages fail by more than ±250mV. FAULT asserts low if any OUT_ falls below the corresponding IN_ voltage.</td>
</tr>
<tr>
<td>16</td>
<td>OUT3</td>
<td>Channel 3 Monitored Output Voltage. Connect OUT3 to the source of an n-channel FET. A fault condition activates a 100Ω pulldown to ground.</td>
</tr>
<tr>
<td>17</td>
<td>GATE3</td>
<td>Gate Drive for External n-Channel FET. An internal charge pump boosts GATE3 to $V_{IN3} + 5V$ to fully enhance the external n-channel FET when power-up is complete.</td>
</tr>
<tr>
<td>18</td>
<td>OUT2</td>
<td>Channel 2 Monitored Output Voltage. Connect OUT2 to the source of an n-channel FET. A fault condition activates a 100Ω pulldown to ground.</td>
</tr>
<tr>
<td>19</td>
<td>GATE2</td>
<td>Gate Drive for External n-Channel FET. An internal charge pump boosts GATE2 to $V_{IN2} + 5V$ to fully enhance the external n-channel FET when power-up is complete.</td>
</tr>
<tr>
<td>20</td>
<td>OUT1</td>
<td>Channel 1 Monitored Output Voltage. Connect OUT1 to the source of an n-channel FET. A fault condition activates a 100Ω pulldown to ground.</td>
</tr>
<tr>
<td>21</td>
<td>GATE1</td>
<td>Gate Drive for External n-Channel FET. An internal charge pump boosts GATE1 to $V_{IN1} + 5V$ to fully enhance the external n-channel FET when power-up is complete.</td>
</tr>
<tr>
<td>22</td>
<td>IN3</td>
<td>Supply Input Voltage. IN1, IN2, or IN3 must be greater than the internal undervoltage lockout ($V_{ABP} = 2.7V$) to enable the tracking or sequencing functionality. Each IN_ input is simultaneously monitored by SET_ inputs to ensure all supplies have stabilized before power-up is enabled. If IN_ is connected to ground or left unconnected and SET_ is above 0.5V, then no-sequencing control is performed on that channel. Each IN_ is internally pulled down by a 100kΩ resistor.</td>
</tr>
<tr>
<td>23</td>
<td>IN2</td>
<td>Supply Input Voltage. IN1, IN2, or IN3 must be greater than the internal undervoltage lockout ($V_{ABP} = 2.7V$) to enable the tracking or sequencing functionality. Each IN_ input is simultaneously monitored by SET_ inputs to ensure all supplies have stabilized before power-up is enabled. If IN_ is connected to ground or left unconnected and SET_ is above 0.5V, then no-sequencing control is performed on that channel. Each IN_ is internally pulled down by a 100kΩ resistor.</td>
</tr>
<tr>
<td>24</td>
<td>IN1</td>
<td>Supply Input Voltage. IN1, IN2, or IN3 must be greater than the internal undervoltage lockout ($V_{ABP} = 2.7V$) to enable the tracking or sequencing functionality. Each IN_ input is simultaneously monitored by SET_ inputs to ensure all supplies have stabilized before power-up is enabled. If IN_ is connected to ground or left unconnected and SET_ is above 0.5V, then no-sequencing control is performed on that channel. Each IN_ is internally pulled down by a 100kΩ resistor.</td>
</tr>
</tbody>
</table>
Dual-/Triple-Voltage, Power-Supply Trackers/Sequencers/Supervisors

Functional Diagram
**Detailed Description**

The MAX6877/MAX6878/MAX6879 multivoltage power trackers/sequencers/supervisors monitor up to three system voltages and provide proper power-up and power-down control for systems requiring voltage tracking or sequencing. These devices ensure controlled voltage tracking with a specified range or sequencing in the proper order as system power supplies are enabled. The MAX6877/MAX6878/MAX6879 generate all required voltages and timing to control up to three external n-channel pass FETs for the OUT1/OUT2/OUT3 supply voltages (see the Selector Guide for different features of each device.)

The MAX6877/MAX6878/MAX6879 feature adjustable undervoltage thresholds for each input supply. When all the voltages are above these adjusted thresholds, the devices turn on the external n-channel MOSFETs to either sequence or track the voltages to the system. During the voltage-tracking mode, the voltage at the GATE of each MOSFET is increased to slowly bring up all supplies at a controlled slew rate. The voltage at the source (output) of each MOSFET is internally compared to a control ramp to maintain a low differential between each monitored supply. Tracking is dynamically adjusted to force all outputs to track within 125mV of the reference ramp. If for any reason any supplies fail to track within ±250mV of the reference ramp, the FAULT output is asserted, the power-up mode is terminated, and all outputs are quickly powered off. In sequencing mode, the outputs are turned on one after the other, OUT1 first and OUT3 last. The MAX6877/MAX6878/MAX6879 feature an autoretry or latch-off mode with capacitor-adjusted timing.

These devices also provide a controlled power-down (tracking mode) when the system shuts off in an orderly manner. When an unexpected fault occurs, the outputs are all pulled down simultaneously with an internal 100Ω pulldown to help discharge capacitive loads at the MOSFET’s source.

The MAX6877/MAX6878/MAX6879 feature independent internal charge pumps to fully enhance the external FETs for low-voltage drops at highpass currents. The MAX6877/MAX6878 also feature a power-good output with a selectable timeout period that can be used for system reset.

The MAX6877/MAX6878/MAX6879 monitor up to three voltages. Devices may be configured to exclude any IN_. To disable the tracking or sequencing operation of any IN_, connect the IN_ to ground (or leave unconnected) and connect SET_ to a voltage greater than 0.5V. The channel exclusion feature adds more flexibility to the device in a variety of different applications. As an example, the MAX6877 can track or sequence two voltages using IN1 and IN2 while IN3 is left disabled.

**Powering the MAX6877/MAX6878/MAX6879**

These devices derive power from either the IN1, IN2, or IN3 voltage inputs or VCC (see the Functional Diagram). VCC or one of the IN_ inputs must be at least +2.7V to ensure full device operation.

The highest input voltage on IN1/IN2/IN3 or VCC supplies power to the devices. Internal hysteresis ensures that the supply input that initially powers these devices continues to power the MAX6877/MAX6878/MAX6879 when multiple input voltages are within 100mV (typ) of each other.

**ABP**

ABP powers the analog circuitry. Bypass ABP to GND with a 1µF ceramic capacitor installed as close to the device as possible. ABP takes the highest voltage of IN_ or VCC. Do not use ABP to provide power to external circuitry. ABP maintains the device supply voltage during rapid power-down conditions.

**Tracking and Sequencing Modes (TRK/SEQ)**

To enable the power-up/power-down voltage-tracking operation, drive TRK/SEQ low (connect TRK/SEQ to GND). To enable power-up sequencing and power-down tracking functions, drive TRK/SEQ high (connect TRK/SEQ to ABP) or leave it unconnected. TRK/SEQ is internally pulled to ABP through a 10µA current source (see Figures 1 and 3).

**Tracking**

To operate in tracking mode, connect TRK/SEQ to GND. When VEN/UV > 1.25V and all SET_ inputs are above the internal SET_ threshold (0.5V), the tracking process is initiated. The MAX6877/MAX6878/MAX6879 generate an internal reference ramp voltage that drives the control loops for the tracked voltages. The tracking functionality is monitored with a comparator control block for each output (see the Functional Diagram). The comparators monitor each OUT_ voltage with respect to the common reference ramp voltage to ensure the OUT_ voltages stay within 125mV of the reference ramp, monitor each tracked output voltage with respect to its source input voltage, and monitor each output voltage with respect to GND during power-up/retry cycles. If for any reason any supplies fail to track within ±250mV of the reference ramp, the FAULT output is asserted, the power-up mode is terminated, and all outputs are quickly powered off.
Dual-/Triple-Voltage, Power-Supply Trackers/Sequencers/Supervisors

During ramp up, if an OUT_ voltage is less than the reference ramp voltage by more than 125mV, the control loop dynamically stops the control ramp voltage from rising until the slow OUT_ voltage catches up. If an OUT_ voltage is greater or less than the reference ramp voltage by more than 250mV, a fault is signaled and a power-down phase is initiated.

The slew rate for the reference ramp voltage is capacitor adjustable. Connect a capacitor from SLEW to ground to select the desired OUT_ slew rate. When all OUT_ voltages have exceeded the VTH_PG percentage of the IN_ voltage (external n-channel FET is saturated), PG/RST asserts high after tTIMEOUT indicating successful tracking.

Sequencing

The sequencing operation can be initiated after all input conditions for power-up are met VEN/UV > 1.25V and all SET_ inputs are above the internal SET_ threshold (0.5V). In sequencing mode, the outputs are turned on sequentially, OUT1 first and OUT3 last. Before turning on each channel, a delay period occurs as in Figure 3 (programmable by connecting a capacitor from DELAY to ground). The power-up phase for each channel ends when its output voltage exceeds a fixed percentage (VTH_PG) of the corresponding IN_ voltage. When all channels have exceeded these thresholds, PG/RST asserts high after tTIMEOUT, indicating a successful sequence.

If there is a fault condition during the initial power-up sequence, the process is aborted.

When powering down, all outputs turn off simultaneously, tracking each other. No reverse power-down sequencing occurs.

Power-Up and Power-Down

During power-up, the OUT_ is forced to follow the internal reference ramp voltage by an internal loop that controls the GATE_ of the external MOSFET. This phase must be completed within the adjustable fault timeout period; otherwise, the part forces a shutdown on all GATE_.

Once the power-up is completed, a power-down phase can be initiated by forcing VEN/UV below VEN_F. The reference voltage ramp ramps down at the capacitor-adjusted slew rate. The control-loop comparators monitor each OUT_ voltage with respect to the common reference ramp voltage. During ramp down, if an OUT_ voltage is greater than the reference ramp voltage by more than VTRK, the control loop dynamically stops the control ramp voltage from decreasing until the slow OUT_ voltage catches up. If an OUT_ voltage is greater or less than the reference ramp voltage by more than VTRK_F, a fault is signaled and the fast-shutdown mode is initiated.

In fast-shutdown mode, a 100Ω pulldown resistor is connected from OUT_ to GND to quickly discharge capacitance at OUT_ and GATE_ is pulled low with a strong IGDS current (see Figures 2 and 4).

Figures 5 and 6 show aborted tracking and sequencing modes. When EN/UV goes low before tTIMEOUT expires, all the outputs go low and the device goes into fast shutdown.

Internal Pulldown

To ensure that the OUT_ voltages are not held high by a large output capacitance after a fault has occurred, there is a 100Ω internal pulldown at OUT_. The pulldown ensures that all OUT_ voltages are below VTH.PL (referred to GND) before power-up cycling is initiated. The internal pulldown also ensures a fast discharge of the output capacitor during fast shutdown and fault modes. The pulldowns are not present during normal operation.

Stability Comment

No external compensation is required for tracking or slew-rate control.

Inputs

IN1/IN2/IN3

The highest voltage on VCC, IN1, IN2, or IN3 supplies power to the device. The undervoltage threshold for each IN_ supply is set with an external resistor-divider from each IN_ to SET_ to ground.

Undervoltage Lockout Threshold Inputs (SET_)

The MAX6877 features three and the MAX6878/MAX6879 feature two externally adjustable IN_ under-voltage lockout (UVLO) thresholds (SET1, SET2, SET3) to enable sequencing/ tracking functionality. The undervoltage threshold for each IN_ supply is set with an external resistor-divider from each IN_ to SET_ to ground (see Figure 9). All SET_ inputs must be above the internal SET_ threshold (0.5V) to enable tracking/sequencing functionality. Use the following formula to set the UVLO threshold:

\[ V_{IN} = V_{TH} (R1 + R2) / R2 \]

where \( V_{IN} \) is the undervoltage lockout threshold and \( V_{TH} \) is the 500mV SET threshold.

Margin Input (MARGIN)

MARGIN allows system-level testing while power supplies are below the normal ranges as adjusted by the SET_ inputs. Drive MARGIN low before varying system
voltages below the adjusted thresholds to avoid signaling an error. The state of PG/RST and FAULT outputs does not change while MARGIN is low. PG/RST, FAULT, and all monitoring functions are disabled while MARGIN is low. MARGIN makes it possible to vary the supplies without a need to adjust the thresholds to prevent tracker/sequencer alerts or faults. Drive MARGIN high or leave it unconnected for normal operating mode.

**Slew-Rate Control Input (SLEW)**

The reference ramp voltage slew rate during any controlled power-up/down phase can be programmed in the 90V/s to 950V/s range by connecting a capacitor (CSLEW) from SLEW to ground. Use the following formula to calculate the typical slew rate:

\[
\text{Slew Rate} = \frac{(9.35 \times 10^{-8})}{\text{CSLEW}}
\]

where slew rate is in V/s and CSLEW is in farads.

The capacitor at CSLEW also sets the FAULT timeout period (tFAULT) and FAULT retry timeout period (tRETRY) (see Table 1).

For example, if CSLEW = 100pF, we have tRETRY = 350ms, tFAULT = 21.91ms, slew rate = 935V/s. For example, if CSLEW = 1nF, we have tRETRY = 3.5s, tFAULT = 219ms, slew rate = 93.5V/s.

CSLEW is the capacitor on the SLEW pad, and must be large enough to make the parasitic capacitance negligible. CSLEW should be in the range of 100pF < CSLEW < 1nF.

**Table 1. CSLEW Timing Formulas**

<table>
<thead>
<tr>
<th>TIME PERIOD</th>
<th>FORMULAS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Slew Rate</td>
<td>((9.35 \times 10^{-8}) / \text{CSLEW})</td>
</tr>
<tr>
<td>tRETRY</td>
<td>(3.506 \times 10^9 \times \text{CSLEW})</td>
</tr>
<tr>
<td>tFAULT</td>
<td>(2.191 \times 10^8 \times \text{CSLEW})</td>
</tr>
</tbody>
</table>

**Limiting Inrush Current**

The capacitor connected at SLEW controls the OUT_S slew rate, thus controlling the inrush current required to charge the load capacitor at the outputs (OUT_). Using the programmed slew rate, limit the inrush current by using the following formula:

\[
\text{I}_{\text{INRUSH}} = \text{C}_{\text{OUT}} \times \text{SR}
\]

where I_{INRUSH} is in amperes, C_{OUT} is in farads, and SR is in V/s.

**Delay Time Input (DELAY)**

To adjust the desired delay period (tDELAY) before tracking/sequencing is enabled, connect a capacitor (CDELAY) between DELAY to ground (see Figures 1 to 8). The selected delay time is also enforced when EN/UV rises from low to high when all the input voltages (IN1/IN2/IN3) are present. Use the following formula to calculate the delay time:

\[
\text{t}_{\text{DELAY}} = 200\mu s + (500k\Omega \times \text{CDELAY})
\]

where t_{DELAY} is in µs and CDELAY is in farads. Leave DELAY unconnected for the default 200µs delay.

**Timeout Period Input (TIMEOUT)**

These devices feature a PG/RST timeout period. Connect a capacitor (CTIMEOUT) from TIMEOUT to ground to program the PG/RST timeout period. After all OUT_ outputs exceed their IN_ referenced thresholds (VTH_PG), PG/RST remains low for the selected timeout period, tTIMEOUT (see Figure 3):

\[
\text{t}_{\text{TIMEOUT}} = 200\mu s + (500k\Omega \times \text{CTIMEOUT})
\]

where t_{TIMEOUT} is in µs and CTIMEOUT is in farads. Leave TIMEOUT unconnected for the default 200µs timeout delay.

**Logic-Enable Input (EN/UV)**

Drive logic EN/UV input above VEN_R to initiate voltage tracking/sequencing during the power-up operation. Drive logic EN/UV below VEN_F to initiate tracking power-down operation. Connect EN/UV to an external resistor-divider network to set the external undervoltage lockout threshold.

**OUT1/OUT2/OUT3**

The MAX6877 monitors three and MAX6878/MAX6879 monitor two OUT_ outputs to control the tracking/sequencing performance. After the internal supply (ABP) exceeds the minimum voltage (2.7V) requirements, EN/UV > VEN_R, and IN1/IN2/IN3 are all greater than their adjusted SET_ thresholds, OUT1/OUT2/OUT3 begin to track or sequence.
Dual-/Triple-Voltage, Power-Supply Trackers/Sequencers/Supervisors

During fault conditions, an internal pulldown resistor (100Ω) on OUT_ is enabled to help discharge load capacitance (100Ω is connected for fast power-down control).

Outputs

GATE

The MAX6877/MAX6878/MAX6879 feature up to three GATE_ outputs to drive up to three external n-channel FET gates. The following conditions must be met before GATE_ begins enhancing the external n-channel FET_:
1) All SET_ inputs (SET1–SET3) are above their 0.5V thresholds.
2) At least one IN_ input or VCC is above the minimum operating voltage (2.7V).
3) EN/UV > 1.25V.

At power-up mode, GATE_ voltages are enhanced by control loops so that all OUT_ voltages track together at a capacitor-adjusted slew rate. Each GATE_ is internally pulled up to 5V above its relative IN_ voltage to fully enhance the external n-channel FET when power-up is complete.

FAULT

The MAX6877/MAX6878/MAX6879 include an open-drain, active-low tracking fault alarm output (FAULT). FAULT asserts low when a power-up phase is not completed within the specified fault period or if OUT_ voltages are more than VTRK_F.

The fault time period (tFAULT) is set through the capacitor at SLEW (CSLEW). Use the following formula to estimate the fault timeout period:

\[ t_{FAULT} = 2.191 \times 10^8 \times C_{SLEW} \]

Power-supply tracking operation should be completed within the selected fault timeout period (tFAULT). The total tracking time is extended when the devices must vary the control slew rate to allow slow supplies to catch up. If the external FET is too small (RDS is too high for the selected load current and IN_ source current), the OUT_ voltage may never reach the control ramp voltage. For a slew rate of 935V/s, a fault is signaled if all outputs have not stabilized within 22ms. For a slew rate of 93.5V/s, a fault is signaled if tracking takes too long (more than 219ms).

During power-up, only the condition, OUT_ < ramp - VTRK, is monitored in order to stop the ramp. However, both conditions OUT < ramp - VTRK_F and OUT_ > ramp + VTRK_F cause a fault. During power-down, only the condition OUT > ramp + VTRK is checked in order to stop the ramp. However, both conditions OUT_ < ramp - VTRK_F and OUT_ > ramp + VTRK_F cause a fault (see Figure 10). OUT1, OUT2, and OUT3 are tracked within VTRK_F (mV) (power-up tracking and power-down), and if they differ by more than 2 x VTRK_F a fault condition is asserted.

Retry time period (tRETRY) is defined as 16 x tFAULT. To calculate the retry time period use the following formula:

\[ t_{RETRY} = 3.506 \times 10^9 \times C_{SLEW} \]

where \( t_{RETRY} \) is in μs and CSLEW is in farads.

Autoretry and Latch-Off Functions (LTCH/RTR)
The MAX6877/MAX6878/MAX6879 feature latch-off or autoretry modes to power-on again after a fault condition has been detected. Connect LTCH/RTR to ground to set the latch-off mode. To select autoretry mode, connect LTCH/RTR to ABP or leave unconnected.

![Figure 10. Stop Ramp FAULT Window During Power-Up and Power-Down](image)
When a fault is detected, for a period of \( t_{\text{RETRY}} \), GATE remains off and the \( 100\Omega \) pulldowns are turned on. After the \( t_{\text{RETRY}} \) period, the device waits \( t_{\text{DELAY}} \) and retries power-up if all power-up conditions are met (see Figure 8). These include all \( V_{\text{SET}_-} > 0.5\text{V} \), \( EN/\overline{UV} > V_{\overline{EN}_R} \), \( \text{OUT}_- \) voltages < \( V_{\text{TH}_\text{PL}} \). The autoretry period, \( t_{\text{RETRY}} \), is a function of \( CSLEW \); see Table 1.

When the device is in latch mode and a fault occurs, FAULT asserts and all outputs are latched off. To unlatch \( \text{OUT}_- \) after a fault disappears, cycle \( EN/\overline{UV} \) or cycle \( V_{\text{CC}} \) and the inputs (\( \text{IN}_- \)) below the 2.7V UVLO threshold. After \( EN/\overline{UV} \) goes high, the device waits a \( t_{\text{RETRY}} \) period then tries to power-up again. If \( V_{\text{CC}} \) and all \( \text{IN}_- \) are cycled below 2.7V, the device tries to power-up immediately.

**Power-Good Output (PG/RST)**
The MAX6877/MAX6878 include a power-good (PG/RST) output. PG/RST is an open-drain output and requires an external pullup resistor.

All the \( \text{OUT}_- \) outputs must exceed their \( \text{IN}_- \) referenced thresholds (\( \text{IN}_- \times V_{\text{TH}_\text{PG}} \)) for the selected reset timeout period \( t_{\text{TIMEOUT}} \) (see the \( t_{\text{TIMEOUT}} \) Period Input section) before PG/RST asserts high. PG/RST stays low for the selected reset timeout period \( (t_{\text{TIMEOUT}}) \) after all the \( \text{OUT}_- \) voltages exceed their \( \text{IN}_- \) referenced thresholds. PG/RST goes low when \( V_{\text{SET}_-} < V_{\text{TH}} \) or \( V_{\overline{EN}/\overline{UV}} < V_{\overline{EN}_R} \) (see Figure 3).

### Applications Information

**MOSFET Selection**
The external pass MOSFET is connected in series with the sequenced power-supply source. Since the load current and the MOSFET drain-to-source impedance (\( R_D \)) determine the voltage drop, the characteristics of the MOSFET affect the load supply accuracy. The MAX6877/MAX6878/MAX6879 fully enhance the external MOSFET out of its linear range to ensure the lowest drain-to-source on-impedance. For highest supply accuracy/lowest voltage drop, select a MOSFET with an appropriate drain-to-source on-impedance with a gate-to-source bias of 4.5V to 6.0V.

**Layout and Bypassing**
For better noise immunity, bypass each of the \( \text{IN}_- \) inputs to GND with 0.1\( \mu \)F capacitors installed as close to the device as possible. Bypass ABP to GND with a 1\( \mu \)F capacitor installed as close to the device as possible. ABP is an internally generated voltage and must not be used to supply power to external circuitry.

### Selector Guide

<table>
<thead>
<tr>
<th>PART</th>
<th>CHANNEL</th>
<th>TIMEOUT SELECTABLE</th>
<th>PG/RST</th>
<th>MARGIN</th>
<th>( V_{\text{CC}} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAX6877</td>
<td>3</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>MAX6878</td>
<td>2</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>MAX6879</td>
<td>2</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
</tbody>
</table>
Dual-/Triple-Voltage, Power-Supply Trackers/Sequencers/Supervisors

Typical Application Circuit
Dual-/Triple-Voltage, Power-Supply Trackers/Sequencers/Supervisors

**Ordering Information (continued)**

<table>
<thead>
<tr>
<th>PART</th>
<th>TEMP RANGE</th>
<th>PIN-PACKAGE</th>
<th>PKG CODE</th>
</tr>
</thead>
</table>
| MAX6878 | ETG+  -40°C to +85°C  24 Thin QFN  T2444-4
| MAX6879 | ETE+ -40°C to +85°C  16 Thin QFN  T1644-4

+ Denotes lead-free package.

**Pin Configurations (continued)**

*EXPOSED PADDLE CONNECTED TO GND.*
Dual-/Triple-Voltage, Power-Supply Trackers/Sequencers/Supervisors

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)
Dual-/Triple-Voltage, Power-Supply Trackers/Sequencers/Supervisors

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

<table>
<thead>
<tr>
<th>COMMON DIMENSIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>PKG</td>
</tr>
<tr>
<td>REF</td>
</tr>
<tr>
<td>A</td>
</tr>
<tr>
<td>1</td>
</tr>
<tr>
<td>B</td>
</tr>
<tr>
<td>C</td>
</tr>
<tr>
<td>D</td>
</tr>
<tr>
<td>E</td>
</tr>
<tr>
<td>F</td>
</tr>
<tr>
<td>G</td>
</tr>
<tr>
<td>H</td>
</tr>
<tr>
<td>L</td>
</tr>
<tr>
<td>N</td>
</tr>
<tr>
<td>V1</td>
</tr>
<tr>
<td>V2</td>
</tr>
<tr>
<td>V3</td>
</tr>
<tr>
<td>V4</td>
</tr>
</tbody>
</table>

NOTES:
2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
3. N IS THE TOTAL NUMBER OF TERMINALS.
4. THE TERMINAL IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JEDC-051-1995. DETAILS OF TERMINAL IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
5. DIMENSION "b" APPLIES TO METALIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.
6. NO AND REannie REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
8. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
9. DRAWING CONFORMS TO JEDC NO.3220, EXCEPT FOR T2444-3, T2444-4 AND T2844-1.
10. COPLANARITY SHALL NOT EXCEED 0.08mm.
11. SAMPLES SHALL NOT EXCEED 0.10mm.
12. LOAD CONDITIONS TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION “h”, ±0.005.
13. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.