**General Description**

The MAX3724/MAX3725 transimpedance amplifiers provide a compact, low-power solution for communication up to 3.2Gbps. They feature 325nA input-referred noise at 2.1GHz bandwidth (BW) with 0.6pF input capacitance. The parts also have >2mAp-P AC input overload.

Both parts operate from a single +3.3V supply and consume 93mW. The MAX3724/MAX3725 are in a compact 30-mil x 50-mil die and require no external compensation capacitor. A space-saving filter connection is provided for positive bias to the photodiode through an on-chip 580Ω resistor to VCC. These features allow easy assembly into a low-cost TO-46 or TO-56 header with a photodiode.

The MAX3724 and MAX3748A receiver chip set provides an RSSI output using a Maxim-proprietary interface technique. The MAX3724 preamplifier, MAX3748A postamplifier, and the DS1858/DS1859 SFP controller meet all the SFF-8472 digital diagnostic requirements.

**Features**

- Wider Bandwidth than MAX3744/MAX3745
- RSSI Implementation in 4-Pin TO-46 Header (MAX3724 and MAX3748A)
- 8psP-P Deterministic Jitter for <100µAp-P Input Current
- 325nARMS Input-Referenced Noise at 2.1GHz Bandwidth
- 28mA Supply Current at +3.3V
- 2.5GHz Small-Signal Bandwidth
- 2.0mAp-P AC Overload
- Die Size: 30 mils x 50 mils (Identical to the MAX3744/MAX3745)

**Applications**

Up to 3.2Gbps SFF/SFP Optical Receivers

Optimized for Small-Form-Factor Pluggable (SFP) Optical Receivers

**Ordering Information**

<table>
<thead>
<tr>
<th>PART</th>
<th>TEMP RANGE</th>
<th>PIN-PACKAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAX3724E/D</td>
<td>-40°C to +85°C</td>
<td>Dice**</td>
</tr>
<tr>
<td>MAX3725E/D</td>
<td>-40°C to +85°C</td>
<td>Dice**</td>
</tr>
</tbody>
</table>

**Typical Application Circuit**

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.
3.2Gbps SFP Transimpedance Amplifiers with RSSI

ABSOLUTE MAXIMUM RATINGS

Power-Supply Voltage (VCC).................................-0.5V to +6.0V
Continuous CML Output Current
(OUT+, OUT-) ............................................. -25mA to +25mA
Continuous Input Current (IN)..................................-4mA to +4mA
Continuous Input Current (FILTER).............................-8mA to +8mA
Operating Junction Temperature Range (TJ)........-55°C to +150°C
Storage Ambient Temperature Range (TSTG)......-55°C to +150°C
Die Attach Temperature.............................+400°C

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(VCC = +2.97V to +3.63V and TA = -40°C to +85°C. Typical values are at VCC = +3.3V, source capacitance (CIN) = 0.85pF, and TA = +25°C, unless otherwise noted.) (Notes 1, 2)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Current</td>
<td>ICC</td>
<td>Including CML output current (IIN = 0)</td>
<td>28</td>
<td>41</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>Input Bias Voltage</td>
<td></td>
<td></td>
<td>1.0</td>
<td></td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Input Overload</td>
<td></td>
<td>(Note 3)</td>
<td>2</td>
<td></td>
<td>mA-P</td>
<td></td>
</tr>
<tr>
<td>Input-Refered Noise</td>
<td>IN</td>
<td></td>
<td>200</td>
<td>485</td>
<td>nA-RMS</td>
<td></td>
</tr>
<tr>
<td>Differential Transimpedance</td>
<td></td>
<td>Differential output, IIN = 40µA-VE</td>
<td>2.8</td>
<td>3.5</td>
<td>kΩ</td>
<td></td>
</tr>
<tr>
<td>Small-Signal Bandwidth</td>
<td>BW</td>
<td>-3dB, CIN = 0.6pF</td>
<td>2</td>
<td>2.5</td>
<td>GHz</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>-3dB, CIN = 0.85pF</td>
<td>1.8</td>
<td>2.3</td>
<td>GHz</td>
<td></td>
</tr>
<tr>
<td>Low-Frequency Cutoff</td>
<td></td>
<td>-3dB, input current = 20µA-VE (Note 3)</td>
<td>30</td>
<td></td>
<td>kHz</td>
<td></td>
</tr>
<tr>
<td>Deterministic Jitter</td>
<td>DJ</td>
<td>100µA-P &lt; input ≤ 2mA-P</td>
<td>11</td>
<td>33</td>
<td>pS-P</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>2.1Gbps, K28.5 pattern</td>
<td>15</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>2.7Gbps, 231 - 1 pattern</td>
<td>8</td>
<td>17</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>10µA-P &lt; input ≤ 100µA-P</td>
<td>12</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Filter Resistance</td>
<td></td>
<td></td>
<td>510</td>
<td>580</td>
<td>690</td>
<td>Ω</td>
</tr>
<tr>
<td>Differential Output Resistance (OUT+, OUT-)</td>
<td>VOD</td>
<td>Input &gt; 50µA-VE, output termination 50Ω to VCC (output in limited state)</td>
<td>85</td>
<td>100</td>
<td>115</td>
<td>Ω</td>
</tr>
<tr>
<td>Maximum Differential Output Voltage</td>
<td>VOD</td>
<td>Input &gt; 50µA-VE, output termination 50Ω to VCC (output in limited state)</td>
<td>220</td>
<td>280</td>
<td>400</td>
<td>mV-P</td>
</tr>
</tbody>
</table>
3.2Gbps SFP Transimpedance Amplifiers with RSSI

ELECTRICAL CHARACTERISTICS (continued)

(VCC = +2.97V to +3.63V and TA = -40°C to +85°C. Typical values are at VCC = +3.3V, source capacitance (CIN) = 0.85pF, and TA = +25°C, unless otherwise noted.) (Notes 1, 2)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Single-Ended Output Common-Mode Minimum Level (MAX3724)</td>
<td>Relative to VCC, IIN = 1mAave</td>
<td>540</td>
<td>490</td>
<td>mV</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output Data Transition Time</td>
<td>Input &gt; 200µAp-p 20% to 80% rise/fall time (Note 3)</td>
<td>70</td>
<td>100</td>
<td>ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Differential Output Return Loss</td>
<td>Frequency ≤ 1GHz</td>
<td>17</td>
<td></td>
<td>dB</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1GHz &lt; frequency ≤ 2GHz</td>
<td>10</td>
<td></td>
<td>dB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Power-Supply Noise Rejection PSNR</td>
<td>IN = 0 (Note 6)</td>
<td>f &lt; 1MHz</td>
<td>46</td>
<td></td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1MHz ≤ f &lt; 10MHz</td>
<td>34</td>
<td></td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td>RSSI Gain (MAX3724)</td>
<td>ARSSI (Note 7)</td>
<td>21</td>
<td></td>
<td>A/A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>RSSI Gain Stability (MAX3724)</td>
<td>10log(ARSSI/ARSSI-NOM) where ARSSI-NOM = ARSSI at 3.3V, +25°C (Note 3)</td>
<td>0.24</td>
<td></td>
<td>dB</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note 1: Dice are designed to operate with junction temperatures of -40°C to +110°C but are tested and guaranteed only at TA = 25°C.

Note 2: Source capacitance represents the total capacitance at the IN pad during characterization of the noise and bandwidth parameters.

Note 3: Guaranteed by design and characterization.

Note 4: Input-referred noise is:

\[
\text{RMS output noise} = \left( \frac{\text{Gain at } f = 100\text{MHz}}{\text{IN}_{\text{AVE}} = 1\text{mA}} \right) \times \frac{400\mu A}{400\mu A}
\]

Note 5: Deterministic jitter is the sum of pulse-width distortion (PWD) and pattern-dependent jitter (PDJ).

Note 6: Power-supply noise rejection PSNR = -20log(∆VOUT / ∆VCC), where ∆VOUT is the differential output voltage and ∆VCC is the noise on VCC.

Note 7: RSSI range is from IIN = 6µA to 500µA.
3.2Gbps SFP Transimpedance Amplifiers with RSSI

**Typical Operating Characteristics**

($V_{CC} = +3.3V, C_{IN} = 0.85pF, T_A = +25^\circ C$, unless otherwise noted.)

### INPUT-REFERRED NOISE vs. TEMPERATURE

![Input-Referred Noise vs. Temperature](chart1.png)

- **UNFILTER**: $C_{IN} = 1.5pF$
- **FILTER**: $C_{IN} = 0.85pF$
- **FILTER**: $C_{IN} = 0.5pF$

### INPUT-REFERRED NOISE vs. TEMPERATURE (BW = 2.1GHz)

![Input-Referred Noise vs. Temperature](chart2.png)

- **UNFILTER**: $C_{IN} = 1.5pF$
- **FILTER**: $C_{IN} = 0.85pF$
- **FILTER**: $C_{IN} = 0.5pF$

### OPTICAL FREQUENCY RESPONSE

(70\m InGaAS PHOTODIODE, INPUT -22dBm)

![Optical Frequency Response](chart3.png)

### INPUT CURRENT vs. DETERMINISTIC JITTER

![Deterministic Jitter vs. Input Voltage](chart4.png)

- **2.7Gbps, 27-1PBRS**
- **2.1Gbps, K28.5**

### SMALL-SIGNAL TRANSIMPEDANCE vs. TEMPERATURE

![Small-Signal Transimpedance vs. Temperature](chart5.png)

### EYE DIAGRAM

**INPUT = 20\m Ap-P, DATA RATE = 3.2Gbps**

![Eye Diagram 3.2Gbps](chart6.png)

**INPUT = 2mAp-P, DATA RATE = 2.1Gbps**

![Eye Diagram 2.1Gbps](chart7.png)

**INPUT = 2mA-P, DATA RATE = 3.2Gbps**

![Eye Diagram 3.2Gbps](chart8.png)
Typical Operating Characteristics (continued)

(\(V_{CC} = +3.3\) V, \(C_{IN} = 0.85\) pF, \(T_A = +25^\circ\) C, unless otherwise noted.)

- **Differential S22 vs. Frequency**
- **Supply Current vs. Temperature**
- **DC Transfer Function (\(V_{FILT} = 0\) V)
- **RSSI**
- **Bandwidth vs. Temperature**
- **Eye Diagram**
  - Temperature = +100°C, Input = 20\(\mu\)Ap-P, Data Rate = 2.7Gbps
  - Input = -18dBm, Data Rate = 4.25Gbps

**Optical Eye Diagram**
- Input = 0dBm, Data Rate = 3.2Gbps
- Input = 0dBm, Data Rate = 4.25Gbps
- Input = -18dBm, Data Rate = 4.25Gbps
**3.2Gbps SFP Transimpedance Amplifiers with RSSI**

**Pin Description**

<table>
<thead>
<tr>
<th>MAX3724/ MAX3725</th>
<th>NAME</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>1, 3</td>
<td>VCC</td>
<td>Supply Voltage</td>
</tr>
<tr>
<td>2, 7</td>
<td>N.C.</td>
<td>No Connection</td>
</tr>
<tr>
<td>4</td>
<td>IN</td>
<td>TIA Input. Signal current from photodiode flows into this pin.</td>
</tr>
<tr>
<td>5</td>
<td>FILTER</td>
<td>Provides bias voltage for the photodiode through a 580Ω resistor to VCC. When grounded, this pin disables the DC cancellation amplifier to allow a DC path from IN to OUT+ and OUT- for testing.</td>
</tr>
<tr>
<td>6, 10</td>
<td>GND</td>
<td>Supply Ground</td>
</tr>
<tr>
<td>8</td>
<td>OUT-</td>
<td>Inverting Data Output. Current flowing into IN causes the voltage at OUT- to decrease. For the MAX3724, the common mode between OUT+ and OUT- is proportional to the average input current.</td>
</tr>
<tr>
<td>9</td>
<td>OUT+</td>
<td>Noninverting Data Output. Current flowing into IN causes the voltage at OUT+ to increase. For the MAX3724, the common mode between OUT+ and OUT- is proportional to the average input current.</td>
</tr>
</tbody>
</table>

**Detailed Description**

The MAX3724/MAX3725 are transimpedance amplifiers designed for up to 3.2Gbps SFF/SFP transceiver modules. A functional diagram of the MAX3724/MAX3725 is shown in Figure 1. The MAX3724/MAX3725 comprise a transimpedance amplifier stage, a voltage amplifier stage, an output buffer, and a direct-current (DC) feedback cancellation circuit. The MAX3724 also includes a signal strength indicator (RSSI). To provide this signal in a standard 4-pin TO header, the RSSI level is added to the common mode of the differential data output pins.

**Transimpedance Amplifier Stage**

The signal current at the input flows into the summing node of a high-gain amplifier. Shunt feedback through the resistor Rf converts this current to a voltage. In parallel with the feedback resistor are two back-to-back Schottky diodes that clamp the output signal for large input currents, as shown in Figure 2.
Voltage Amplifier Stage
The voltage amplifier stage provides gain and converts the single-ended input to differential outputs.

DC Cancellation Circuit
The DC cancellation circuit uses low-frequency feedback to remove the DC component of the input signal (Figure 3). This feature centers the input signal within the transimpedance amplifier’s linear range, thereby reducing pulse-width distortion caused by large input signals. The DC cancellation circuit is internally compensated and therefore does not require external capacitors.

Output Buffer
The output buffer provides a reverse-terminated voltage output. The buffer is designed to drive a 100Ω differential load between OUT+ and OUT-. The MAX3724 must be DC-coupled to the MAX3748A. See Figures 4 and 5.

For optimum supply-noise rejection, the MAX3725 should be terminated with a matched load. If a single-ended output is required, the unused output should be terminated to a 50Ω resistor to VCC. The MAX3725 does not drive a DC-coupled, 50Ω grounded load; however, it does drive a compatible 50Ω CML input.

Signal-Strength Indicator
The MAX3724 produces a signal proportional to the average photodiode current. This is added to the common mode of the data outputs OUT+ and OUT-. This signal is intended for use with the MAX3748A to provide a ground-referenced RSSI voltage.

Applications Information
Signal-Strength Indicator
The SFF-8472 digital diagnostic specification requires monitoring of input receive power. The MAX3748A and MAX3724 receiver chipset allows for the monitoring of the average receive power by measuring the average DC current of the photodiode.
The MAX3724 preamp measures the average photodiode current and provides the information to the output common mode. The MAX3748A RSSI detect block senses the common-mode DC level of input signals IN+ and IN− and provides a ground-level-referenced output signal of the photodiode current. The advantage of this implementation is that it allows the TIA to be packaged in a low-cost conventional 4-pin TO-46 header. The MAX3748A RSSI output is connected to an analog input channel of the DS1858/DS1859 SFP controller to convert the analog information into a 16-bit word. The DS1858/DS1859 allow for internal calibration of the receive power monitor.

The MAX3724 and the MAX3748A have been optimized to achieve RSSI stability of better than 2.5dB within the 6μA to 500μA range of average input photodiode current. To achieve the best accuracy, Maxim recommends receive power calibration to be 6μA at the low end, and 500μA at the high end of the required range.

**Optical Power Relations**

Many of the MAX3724/MAX3725 specifications relate to the input signal amplitude. When working with optical receivers, the input is sometimes expressed in terms of average optical power and extinction ratio. Figure 6 and Table 1 show relations that are helpful for converting optical power to input signal when designing with the MAX3724/MAX3725. (Refer to Application Note HFAN–3.0.0: Accurately Estimating Optical Receiver Sensitivity.)

### Optical Sensitivity Calculation

The input-referred RMS noise current (IN) of the MAX3724/MAX3725 generally determines the receiver sensitivity. To obtain a system bit-error rate (BER) of 1E-12, the signal-to-noise ratio must always exceed 14.1. The input sensitivity, expressed in average power, can be estimated as:

\[
\text{Sensitivity} = 10\log\left( \frac{14.1 \times I_N(r_e + 1)}{2pr_e - 1} \right) \text{dBm}
\]

where \( p \) is the photodiode responsivity in A/W and \( I_N \) is RMS current in amps.

### Input Optical Overload

The overload is the largest input that the MAX3724/MAX3725 can accept while meeting deterministic jitter specifications. The optical overload can be estimated in terms of average power with the following equation:

\[
\text{Overload} = 10\log\left( \frac{2mA_{\text{RMS}}(r_e + 1)}{2pr_e - 1} \right) \text{dBm}
\]

### Optical Linear Range

The MAX3724/MAX3725 have high gain, which limits the output when the input signal exceeds 50μAP-P. The MAX3724/MAX3725 operate in a linear range (10% linearity) for inputs not exceeding:

\[
\text{Linear Range} = 10\log\left( \frac{50\mu\text{AP}}{2p(r_e - 1)} \right) \text{dBm}
\]

### Table 1. Optical Power Relations

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>RELATION</th>
</tr>
</thead>
<tbody>
<tr>
<td>Average power</td>
<td>( \text{P}_{\text{AVG}} )</td>
<td>( \text{P}_{\text{AVG}} = (P_0 + P_1) / 2 )</td>
</tr>
<tr>
<td>Extinction ratio</td>
<td>( r_e )</td>
<td>( r_e = P_1 / P_0 )</td>
</tr>
<tr>
<td>Optical power of a 1</td>
<td>( P_1 )</td>
<td>( P_1 = 2\text{P}_{\text{AVG}}(r_e) / (r_e + 1) )</td>
</tr>
<tr>
<td>Optical power of a zero</td>
<td>( P_0 )</td>
<td>( P_0 = 2\text{P}_{\text{AVG}} / (r_e + 1) )</td>
</tr>
<tr>
<td>Signal amplitude</td>
<td>( P_{\text{IN}} )</td>
<td>( P_{\text{IN}} = P_1 - P_0; P_{\text{IN}} = 2\text{P}_{\text{AVG}}(r_e - 1) / (r_e + 1) )</td>
</tr>
</tbody>
</table>

*Note: Assuming 50% average duty cycle and mark density.*


**Layout Considerations**

Noise performance and bandwidth are adversely affected by capacitance at the IN pad. Minimize capacitance on this pad and select a low-capacitance photodiode. Assembling the MAX3724/MAX3725 in die form using chip and wire technology provides the best possible performance. Figure 7 shows a suggested layout for a TO header for the MAX3724/MAX3725. The placement of the filter cap to minimize the ground loop of the photodiode is required to achieve the specified bandwidth. The OUT+ and OUT- bond wire lengths should also be minimized to meet the bandwidth specification. Special care should be taken to ensure that ESD at IN does not exceed 500V.

**Photodiode Filter**

Supply voltage noise at the cathode of the photodiode produces a current \( I = CPD \frac{\Delta V}{\Delta t} \), which reduces the receiver sensitivity (\( CPD \) is the photodiode capacitance.) The filter resistor of the MAX3724/MAX3725, combined with an external capacitor, can be used to reduce this noise (see the Typical Application Circuit).

Current generated by supply noise voltage is divided between \( C_{FILTER} \) and \( CPD \). The input noise current due to supply noise is (assuming the filter capacitor is much larger than the photodiode capacitance):

\[
I_{NOISE} = \frac{(V_{NOISE})(CPD)}{(RFILTER)(C_{FILTER})}
\]

If the amount of tolerable noise is known, the filter capacitor can be easily selected:

\[
C_{FILTER} = \frac{(V_{NOISE})(CPD)}{(RFILTER)(I_{NOISE})}
\]

For example, with maximum noise voltage = 100mV P-P, \( CPD = 0.85\text{pF} \), \( RFILTER = 600\Omega \), and \( I_{NOISE} \) selected to be 350nA:

\[
C_{FILTER} = \frac{(100\text{mV})(0.85\text{pF})}{(600\Omega)(350\text{nA})} = 405\text{pF}
\]

**Wire Bonding**

For high-current density and reliable operation, the MAX3724/MAX3725 use gold metalization. Connections to the die should be made with gold wire only, using ball-bonding techniques. Die thickness is typically 14 mils (0.4mm).

---

**Figure 6. Optical Power Relations**

**Figure 7. Suggested Layout for TO-46 Header**
3.2Gbps SFP Transimpedance Amplifiers with RSSI

Chip Topography

Pad Coordinates

<table>
<thead>
<tr>
<th>PAD</th>
<th>COORDINATES (µm) X</th>
<th>COORDINATES (µm) Y</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1.4</td>
<td>495.6</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>336</td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>224</td>
</tr>
<tr>
<td>4</td>
<td>0</td>
<td>112</td>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>6</td>
<td>494.2</td>
<td>-1.4</td>
</tr>
<tr>
<td>7</td>
<td>865.2</td>
<td>-1.4</td>
</tr>
<tr>
<td>8</td>
<td>1005.2</td>
<td>-1.4</td>
</tr>
<tr>
<td>9</td>
<td>1005.2</td>
<td>495.6</td>
</tr>
<tr>
<td>10</td>
<td>490</td>
<td>495.6</td>
</tr>
</tbody>
</table>

Chip Information

TRANSISTOR COUNT: 301
PROCESS: SiGe Bipolar
SUBSTRATE: ISOLATED
DIE THICKNESS: 0.014in ±0.001in

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

© 2005 Maxim Integrated Products
Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600