**General Description**

The MAX2769 is the industry's first global navigation satellite system (GNSS) receiver covering GPS, GLONASS, and Galileo navigation satellite systems on a single chip. This single-conversion, low-IF GNSS receiver is designed to provide high performance for a wide range of consumer applications, including mobile handsets.

Designed on Maxim’s advanced, low-power SiGe BiCMOS process technology, the MAX2769 offers the highest performance and integration at a low cost. Incorporated on the chip is the complete receiver chain, including a dual-input LNA and mixer, followed by the image-rejected filter, PGA, VCO, fractional-N frequency synthesizer, crystal oscillator, and a multibit ADC. The total cascaded noise figure of this receiver is as low as 1.4dB.

The MAX2769 completely eliminates the need for external IF filters by implementing on-chip monolithic filters and requires only a few external components to form a complete low-cost GPS receiver solution.

The MAX2769 is the most flexible receiver on the market. The integrated delta-sigma fractional-N frequency synthesizer allows programming of the IF frequency within a ±40Hz accuracy while operating with any reference or crystal frequencies that are available in the host system. The integrated ADC outputs 1 or 2 quantized bits for both I and Q channels, or up to 3 quantized bits for the I channel. Output data is available either at the CMOS logic or at the limited differential logic levels.

The MAX2769 is packaged in a compact 5mm x 5mm, 28-pin thin QFN package with an exposed paddle. The part is also available in die form. Contact the factory for further information.

**Applications**

- Location-Enabled Mobile Handsets
- PNDs (Personal Navigation Devices)
- PMPs (Personal Media Players)
- PDAs (Personal Digital Assistants)
- In-Vehicle Navigation Systems
- Telematics (Asset Tracking, Inventory Management)
- Recreational/Marine Navigation/Avionics
- Software GPS
- Laptops and Ultra-Mobile PCs
- Digital Still Cameras and Camcorders

**Features**

- GPS/GLONASS/Galileo Receivers
- No External IF SAW or Discrete Filters Required
- Programmable IF Frequency
- Fractional-N Synthesizer with Integrated VCO Supports Wide Range of Reference Frequencies
- Dual-Input Uncommitted LNA for Separate Passive and Active Antenna Inputs
- 1.4dB Cascade Noise Figure
- Integrated Crystal Oscillator
- Integrated Active Antenna Sensor
- 10mA Supply Current in Low-Power Mode
- 2.7V to 3.3V Supply Voltage
- Small, 28-Pin, RoHS-Compliant, Thin QFN Lead-Free Package (5mm x 5mm)

**Ordering Information**

<table>
<thead>
<tr>
<th>PART</th>
<th>TEMP RANGE</th>
<th>PIN-PACKAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAX2769ETI+</td>
<td>-40°C to +85°C</td>
<td>28 Thin QFN-EP*</td>
</tr>
<tr>
<td>MAX2769E/W</td>
<td>-40°C to +85°C</td>
<td>Dice (In Wafer Form)</td>
</tr>
</tbody>
</table>


**Pin Configuration/Block Diagram**

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maximintegrated.com.
MAX2769
Universal GPS Receiver

ABSOLUTE MAXIMUM RATINGS

V_{CC} to GND .................................................. -0.3V to +4.2V
Other Pins to GND ................................. -0.3V to +(Operating V_{CC} + 0.3V)
Maximum RF Input Power ............................ +15dBm
Continuous Power Dissipation (T_{A} = +70°C) 28-Pin Thin QFN (derates 27mW/°C above +70°C)...2500mW

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION! ESD SENSITIVE DEVICE

DC ELECTRICAL CHARACTERISTICS

(MAX2769 EV kit, V_{CC} = 2.7V to 3.3V, T_{A} = -40°C to +85°C, PGM = GND. Registers are set to the default power-up states. Typical values are at V_{CC} = 2.85V and T_{A} = +25°C, unless otherwise noted.) (Note 1)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage</td>
<td>Default mode, LNA1 is active (Note 2)</td>
<td>2.7</td>
<td>2.85</td>
<td>3.3</td>
<td>V</td>
</tr>
<tr>
<td>Supply Current</td>
<td>Default mode, LNA2 is active (Note 2)</td>
<td>12</td>
<td>15</td>
<td>19</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td>Idle Mode™, IDLE = low</td>
<td>1.5</td>
<td>1.5</td>
<td>1.5</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td>Shutdown mode, SHDN = low</td>
<td>20</td>
<td>20</td>
<td>20</td>
<td>μA</td>
</tr>
<tr>
<td>Voltage Drop at ANTBIAS from VCCRF</td>
<td>Sourcing 20mA at ANTBIAS</td>
<td>0.2</td>
<td>0.2</td>
<td>0.2</td>
<td>V</td>
</tr>
<tr>
<td>Short-Circuit Protection Current at ANTBIAS</td>
<td>ANTBIAS is shorted to ground</td>
<td>57</td>
<td>57</td>
<td>57</td>
<td>mA</td>
</tr>
<tr>
<td>Active Antenna Detection Current</td>
<td>To assert logic-high at ANTFLAG</td>
<td>1.1</td>
<td>1.1</td>
<td>1.1</td>
<td>mA</td>
</tr>
</tbody>
</table>

DIGITAL INPUT AND OUTPUT

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Digital Input Logic-High</td>
<td>Measure at the SHDN pin</td>
<td>1.5</td>
<td>1.5</td>
<td>1.5</td>
<td>V</td>
</tr>
<tr>
<td>Digital Input Logic-Low</td>
<td>Measure at the SHDN pin</td>
<td>0.4</td>
<td>0.4</td>
<td>0.4</td>
<td>V</td>
</tr>
</tbody>
</table>

Idle Mode is a trademark of Maxim Integrated Products, Inc.
### AC ELECTRICAL CHARACTERISTICS

(MAX2769 EV kit, VCC = 2.7V to 3.3V, TA = -40°C to +85°C, PGM = GND. Registers are set to the default power-up states. LNA input is driven from a 50Ω source. All RF measurements are done in the analog output mode with ADC bypassed. PGA gain is set to 51dB gain by serial-interface word GAININ = 111010. Maximum IF output load is not to exceed 10kΩ || 7.5pF on each pin. Typical values are at VCC = 2.85V and TA = +25°C, unless otherwise noted.) (Note 1)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>CASCADED RF PERFORMANCE</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RF Frequency</td>
<td>L1 band</td>
<td>1575.42</td>
<td>MHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Noise Figure</td>
<td>LNA1 input active, default mode (Note 3)</td>
<td>1.4</td>
<td>dB</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>LNA2 input active, default mode (Note 3)</td>
<td>2.7</td>
<td>dB</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Measured at the mixer input</td>
<td>10.3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Out-of-Band 3rd-Order Input Intercept Point</td>
<td>Measured at the mixer input (Note 4)</td>
<td>-7</td>
<td>dBm</td>
<td></td>
<td></td>
</tr>
<tr>
<td>In-Band Mixer Input Referred 1dB Compression Point</td>
<td>Measured at the mixer input</td>
<td>-85</td>
<td>dBm</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Mixer Input Return Loss</td>
<td></td>
<td>10</td>
<td>dB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Image Rejection</td>
<td></td>
<td>25</td>
<td>dB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Spurs at LNA1 Input</td>
<td>LO leakage</td>
<td>-101</td>
<td>dBm</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reference harmonics leakage</td>
<td>-103</td>
<td>dBm</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Maximum Voltage Gain</td>
<td>Measured from the mixer to the baseband analog output</td>
<td>91</td>
<td>96</td>
<td>103</td>
<td>dB</td>
</tr>
<tr>
<td>Variable Gain Range</td>
<td></td>
<td>55</td>
<td>59</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td><strong>FILTER RESPONSE</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Passband Center Frequency</td>
<td></td>
<td>4</td>
<td>MHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Passband 3dB Bandwidth</td>
<td>FBW = 00</td>
<td>2.5</td>
<td>MHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>FBW = 10</td>
<td>4.2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>FBW = 01</td>
<td>8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Lowpass 3dB Bandwidth</td>
<td>FBW = 11</td>
<td>9</td>
<td>MHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Stopband Attenuation</td>
<td>3rd-order filter, bandwidth = 2.5MHz, measured at 4MHz offset</td>
<td>30</td>
<td>dB</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>5th-order filter, bandwidth = 2.5MHz, measured at 4MHz offset</td>
<td>41</td>
<td>49.5</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td><strong>LNA</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>LNA1 INPUT</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Power Gain</td>
<td></td>
<td>19</td>
<td>dB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Noise Figure</td>
<td></td>
<td>0.83</td>
<td>dB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input IP3</td>
<td>(Note 5)</td>
<td>-1.1</td>
<td>dBm</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output Return Loss</td>
<td></td>
<td>10</td>
<td>dB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input Return Loss</td>
<td></td>
<td>8</td>
<td>dB</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>LNA2 INPUT</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Power Gain</td>
<td></td>
<td>13</td>
<td>dB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Noise Figure</td>
<td></td>
<td>1.14</td>
<td>dB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input IP3</td>
<td>(Note 5)</td>
<td>1</td>
<td>dBm</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output Return Loss</td>
<td></td>
<td>19</td>
<td>dB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input Return Loss</td>
<td></td>
<td>11</td>
<td>dB</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Maxim Integrated
Universal GPS Receiver

AC ELECTRICAL CHARACTERISTICS (continued)

(MAX2769 EV kit, VCC = 2.7V to 3.3V, TA = -40°C to +85°C, PGM = GND. Registers are set to the default power-up states. LNA input is driven from a 50Ω source. All RF measurements are done in the analog output mode with ADC bypassed. PGA gain is set to 51dB gain by serial-interface word GAININ = 111010. Maximum IF output load is not to exceed 10kΩ || 7.5pF on each pin. Typical values are at VCC = 2.85V and TA = +25°C, unless otherwise noted.) (Note 1)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>FREQUENCY SYNTHESIZER</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LO Frequency Range</td>
<td>0.4V &lt; VTUNE &lt; 2.4V</td>
<td>1550</td>
<td>1610</td>
<td>MHz</td>
<td></td>
</tr>
<tr>
<td>LO Tuning Gain</td>
<td></td>
<td>57</td>
<td></td>
<td>MHz/V</td>
<td></td>
</tr>
<tr>
<td>Reference Input Frequency</td>
<td></td>
<td>8</td>
<td>44</td>
<td>MHz</td>
<td></td>
</tr>
<tr>
<td>Main Divider Ratio</td>
<td></td>
<td>36</td>
<td>32,767</td>
<td>—</td>
<td></td>
</tr>
<tr>
<td>Reference Divider Ratio</td>
<td></td>
<td>1</td>
<td>1023</td>
<td>—</td>
<td></td>
</tr>
<tr>
<td>Charge-Pump Current</td>
<td>ICP = 0</td>
<td>0.5</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>ICP = 1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>TCXO INPUT BUFFER/OUTPUT CLOCK BUFFER</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reference Input Level</td>
<td>Sine wave</td>
<td>0.4</td>
<td>Vp-p</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Clock Output Multiply/Divide</td>
<td>Range</td>
<td>÷4</td>
<td>x2</td>
<td>—</td>
<td></td>
</tr>
<tr>
<td><strong>ADC</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADC Differential Nonlinearity</td>
<td>AGC enabled, 3-bit output</td>
<td>±0.1</td>
<td>LSB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADC Integral Nonlinearity</td>
<td>AGC enabled, 3-bit output</td>
<td>±0.1</td>
<td>LSB</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Note 1:** MAX2769 is production tested at TA = +25°C. All min/max specifications are guaranteed by design and characterization from -40°C to +85°C, unless otherwise noted. Default register settings are not production tested or guaranteed. User must program the registers upon power-up.

**Note 2:** Default, low-NF mode of the IC. LNA choice is gated by the ANT_FLAG signal. In the normal mode of operation without an active antenna, LNA1 is active. If an active antenna is connected and ANT_FLAG switches to 1, LNA1 is automatically disabled and LNA2 becomes active. PLL is in an integer-N mode with fCOMP = fTCXO / 16 = 1.023MHz and ICP = 0.5mA. The complex IF filter is configured as a 5th-order Butterworth filter with a center frequency of 4MHz and bandwidth of 2.5MHz. Output data is in a 2-bit sign/magnitude format at CMOS logic levels in the I channel only.

**Note 3:** The LNA output connects to the mixer input without a SAW filter between them.

**Note 4:** Two tones are located at 12MHz and 24MHz offset frequencies from the GPS center frequency of 1575.42MHz at -60dBm/tone. Passive pole at the mixer output is programmed to be 13MHz.

**Note 5:** Measured from the LNA input to the LNA output. Two tones are located at 12MHz and 24MHz offset frequencies from the GPS center frequency of 1575.42MHz at -60dBm per tone.
Typical Operating Characteristics

(Max2769 EV kit, VCC = 2.7V to 3.3V, TA = -40°C to +85°C, PGM = GND. Registers are set to the default power-up states. LNA input is driven from a 50Ω source. All RF measurements are done in the analog output mode with ADC bypassed. PGA gain is set to 51dB gain by serial-interface word GAININ = 111010. Maximum IF output load is not to exceed 10kΩ || 7.5pF on each pin. Typical values are at VCC = 2.85V and TA = +25°C, unless otherwise noted.)
**MAX2769**

*Universal GPS Receiver*

Typical Operating Characteristics (continued)

(MAX2769 EV kit, $V_{CC} = 2.7V$ to $3.3V$, $T_A = -40^\circ C$ to $+85^\circ C$, $PGM = GND$. Registers are set to the default power-up states. LNA input is driven from a $50\Omega$ source. All RF measurements are done in the analog output mode with ADC bypassed. PGA gain is set to 51dB gain by serial-interface word $GAININ = 111010$. Maximum IF output load is not to exceed $10k\Omega \parallel 7.5pF$ on each pin. Typical values are at $V_{CC} = 2.85V$ and $T_A = +25^\circ C$, unless otherwise noted.)
**Typical Operating Characteristics (continued)**

(MAX2769 EV kit, $V_{CC} = 2.7$V to 3.3V, $T_A = -40^\circ$C to $+85^\circ$C, PGM = GND. Registers are set to the default power-up states. LNA input is driven from a 50Ω source. All RF measurements are done in the analog output mode with ADC bypassed. PGA gain is set to 51dB gain by serial-interface word GAININ = 111010. Maximum IF output load is not to exceed 10kΩ || 7.5pF on each pin. Typical values are at $V_{CC} = 2.85$V and $T_A = +25^\circ$C, unless otherwise noted.)
MAX2769
Universal GPS Receiver

**Typical Operating Characteristics (continued)**

(MAX2769 EV kit, VCC = 2.7V to 3.3V, T_A = -40°C to +85°C, PGM = GND. Registers are set to the default power-up states. LNA input is driven from a 50Ω source. All RF measurements are done in the analog output mode with ADC bypassed. PGA gain is set to 51dB gain by serial-interface word GAININ = 111010. Maximum IF output load is not to exceed 10kΩ || 7.5pF on each pin. Typical values are at VCC = 2.85V and T_A = +25°C, unless otherwise noted.)
Table 1. Component List

<table>
<thead>
<tr>
<th>DESIGNATION</th>
<th>QUANTITY</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>C0</td>
<td>1</td>
<td>0.47nF AC-coupling capacitor</td>
</tr>
<tr>
<td>C1</td>
<td>1</td>
<td>27pF PLL loop filter capacitor</td>
</tr>
<tr>
<td>C2</td>
<td>1</td>
<td>0.47nF PLL loop filter capacitor</td>
</tr>
<tr>
<td>C3–C8</td>
<td>6</td>
<td>0.1μF supply voltage bypass capacitor</td>
</tr>
<tr>
<td>C10, C11</td>
<td>2</td>
<td>10nF AC-coupling capacitor</td>
</tr>
<tr>
<td>C12</td>
<td>1</td>
<td>0.47nF AC-coupling capacitor</td>
</tr>
<tr>
<td>C13</td>
<td>1</td>
<td>0.1nF supply voltage bypass capacitor</td>
</tr>
<tr>
<td>R1</td>
<td>1</td>
<td>20kΩ PLL loop filter resistor</td>
</tr>
</tbody>
</table>
# Pin Description

<table>
<thead>
<tr>
<th>PIN</th>
<th>NAME</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>ANTFLAG</td>
<td>Active Antenna Flag Logic Output. A logic-high indicates that an active antenna is connected to the ANTBIAS pin.</td>
</tr>
<tr>
<td>2</td>
<td>LNAOUT</td>
<td>LNA Output. The LNA output is internally matched to 50Ω.</td>
</tr>
<tr>
<td>3</td>
<td>ANTBIAS</td>
<td>Buffered Supply Voltage Output. Provides a supply voltage bias for an external active antenna.</td>
</tr>
<tr>
<td>4</td>
<td>VCCRF</td>
<td>RF Section Supply Voltage. Bypass to GND with 100nF and 100pF capacitors in parallel as close as possible to the pin.</td>
</tr>
<tr>
<td>5</td>
<td>MIXIN</td>
<td>Mixer Input. The mixer input is internally matched to 50Ω.</td>
</tr>
<tr>
<td>6</td>
<td>LD</td>
<td>Lock-Detector CMOS Logic Output. A logic-high indicates the PLL is locked.</td>
</tr>
<tr>
<td>7</td>
<td>SHDN</td>
<td>Operation Control Logic Input. A logic-low shuts off the entire device.</td>
</tr>
<tr>
<td>8</td>
<td>SDATA</td>
<td>Data Digital Input of 3-Wire Serial Interface</td>
</tr>
<tr>
<td>9</td>
<td>SCLK</td>
<td>Clock Digital Input of 3-Wire Serial Interface. Active when CS is low. Data is clocked in on the rising edge of the SCLK.</td>
</tr>
<tr>
<td>10</td>
<td>CS</td>
<td>Chip-Select Logic Input of 3-Wire Serial Interface. Set CS low to allow serial data to shift in. Set CS high when the loading action is completed.</td>
</tr>
<tr>
<td>11</td>
<td>VCCVCO</td>
<td>VCO Supply Voltage. Bypass to GND with a 100nF capacitor as close as possible to the pin.</td>
</tr>
<tr>
<td>12</td>
<td>CPOUT</td>
<td>Charge-Pump Output. Connect a PLL loop filter as a shunt C and a shunt combination of series R and C (see the Typical Application Circuit).</td>
</tr>
<tr>
<td>13</td>
<td>VCCC</td>
<td>PLL Charge-Pump Supply Voltage. Bypass to GND with a 100nF capacitor as close as possible to the pin.</td>
</tr>
<tr>
<td>14</td>
<td>VCCD</td>
<td>Digital Circuitry Supply Voltage. Bypass to GND with a 100nF capacitor as close as possible to the pin.</td>
</tr>
<tr>
<td>15</td>
<td>XTAL</td>
<td>XTAL or Reference Oscillator Input. Connect to XTAL or a DC-blocking capacitor if TCXO is used.</td>
</tr>
<tr>
<td>16</td>
<td>CLKOUT</td>
<td>Reference Clock Output</td>
</tr>
<tr>
<td>17</td>
<td>Q1</td>
<td>Q-Channel Voltage Outputs. Bits 0 and 1 of the Q-channel ADC output or 1-bit limited differential logic output or loading differential voltage output.</td>
</tr>
<tr>
<td>18</td>
<td>Q0</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>VCCADC</td>
<td>ADC Supply Voltage. Bypass to GND with a 100nF capacitor as close as possible to the pin.</td>
</tr>
<tr>
<td>20</td>
<td>I0</td>
<td>I-Channel Voltage Outputs. Bits 0 and 1 of the I-channel ADC output or 1-bit limited differential logic output or analog differential voltage output.</td>
</tr>
<tr>
<td>21</td>
<td>I1</td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>N.C.</td>
<td>No Connection. Leave this pin unconnected.</td>
</tr>
<tr>
<td>23</td>
<td>VCCIF</td>
<td>IF Section Supply Voltage. Bypass to GND with a 100nF capacitor as close as possible to the pin.</td>
</tr>
<tr>
<td>24</td>
<td>IDLE</td>
<td>Operation Control Logic Input. A logic-low enables the idle mode, in which the XTAL oscillator is active, and all other blocks are off.</td>
</tr>
<tr>
<td>25</td>
<td>LNA2</td>
<td>LNA Input Port 2. This port is typically used with an active antenna. Internally matched to 50Ω.</td>
</tr>
<tr>
<td>26</td>
<td>PGM</td>
<td>Logic Input. Connect to GND to use the serial interface. A logic-high allows programming to 8 hard-coded by device states connecting SDATA, CS, and SCLK to supply or ground according to Table 3.</td>
</tr>
<tr>
<td>27</td>
<td>LNA1</td>
<td>LNA Input Port 1. This port is typically used with a passive antenna. Internally matched to 50Ω (see the Typical Application Circuit).</td>
</tr>
<tr>
<td>28</td>
<td>N.C.</td>
<td>No connection. Leave this pin open.</td>
</tr>
<tr>
<td>—</td>
<td>EP</td>
<td>Exposed Paddle. Ultra-low-inductance connection to ground. Place several vias to the PCB ground plane.</td>
</tr>
</tbody>
</table>
**Detailed Description**

**Integrated Active Antenna Sensor**
The MAX2769 includes a low-dropout switch to bias an external active antenna. To activate the antenna switch output, set ANTEN in the Configuration 1 register to logic 1. This closes the switch that connects the antenna bias pin to VCCRF to achieve a low 200mV dropout for a 20mA load current. A logic-low in ANTEN disables the antenna bias. The active antenna circuit also features short-circuit protection to prevent the output from being shorted to ground.

**Low-Noise Amplifier (LNA)**
The MAX2769 integrates two low-noise amplifiers. LNA1 is typically used with a passive antenna. This LNA requires an AC-coupling capacitor. In the default mode, the bias current is set to 4mA, the typical noise figure and IIP3 are approximately 0.8dB and -1.1dBm, respectively. LNA1 current can be programmed through ILNA in Configuration 1 register. In the low-current mode of 1mA, the typical noise figure is degraded to 1.2dB and the IIP3 is lowered to -15dBm. LNA2 is typically used with an active antenna. The LNA2 is internally matched to 50Ω and requires a DC-blocking capacitor. Bits LNAMODE in the Configuration 1 register control the modes of the two LNAs. See Table 6 for the LNA mode settings and current selections.

**Mixer**
The MAX2769 includes a quadrature mixer to output low-IF or zero IF I and Q signals. The quadrature mixer is internally matched to 50Ω and requires a low-side LO injection. The output of the LNA and the input of the mixer are brought off-chip to facilitate the use of a SAW filter.

**Programmable Gain Amplifier (PGA)**
The MAX2769 integrates a baseband programmable gain amplifier that provides 59dB of gain control range. The PGA gain can be programmed through the serial interface by setting bits GAININ in the Configuration 3 register. Set bits 12 and 11 (AGCMODE) in the Configuration 2 register to 10 to control the gain of the PGA directly from the 3-wire interface.

**Automatic Gain Control (AGC)**
The MAX2769 provides a control loop that automatically programs PGA gain to provide the ADC with an input power that optimally fills the converter and establishes a desired magnitude bit density at its output. An algorithm operates by counting the number of magnitude bits over 512 ADC clock cycles and comparing the magnitude bit count to the reference value provided through a control word (GAINREF). The desired magnitude bit density is expressed as a value of GAINREF in a decimal format divided by the counter length of 512. For example, to achieve the magnitude bit density of 33%, which is optimal for a 2-bit converter, program the GAINREF to 170, so that 170 / 512 = 33%.

**Baseband Filter**
The baseband filter of the receiver can be programmed to be a lowpass filter or a complex bandpass filter. The lowpass filter can be configured as a 3rd-order Butterworth filter for a reduced group delay by setting bit F3OR5 in the Configuration 1 register to be 1 or a 5th-order Butterworth filter for a steeper out-of-band rejection by setting the same bit to be 0. The two-sided 3dB corner bandwidth can be selected to be 2.5MHz, 4.2MHz, 8MHz, or 18MHz (only to be used as a lowpass filter) by programming bits FBW in the Configuration 1 register. When the complex filter is enabled by changing bit FCENX in the Configuration 1 register to 1, the lowpass filter becomes a bandpass filter and the center frequency can be programmed by bits FCEN in the Configuration 1 register.

**Synthesizer**
The MAX2769 integrates a 20-bit sigma-delta fractional-N synthesizer allowing the device to tune to a required VCO frequency with an accuracy of approximately ±40Hz. The synthesizer includes a 10-bit reference divider with a divisor range programmable from 1 to 1023, a 15-bit integer portion main divider with a divisor range programmable from 36 to 32767, and also a 20-bit fractional portion main divider. The reference divider is programmable by bits RDIV in the PLL integer division ratio register (see Table 10), and can accommodate reference frequencies from 8MHz to 44MHz. The reference divider needs to be set so the comparison frequency falls between 0.05MHz to 32MHz.
Universal GPS Receiver

The PLL loop filter is the only external block of the synthesizer. A typical PLL filter is a classic C-R-C network at the charge-pump output sink and source current is 0.5mA by default, and the LO tuning gain is 57MHz/V. As an example, see the Typical Application Circuit for the recommended loop-filter component values for fCOMP = 1.023MHz and loop bandwidth = 50kHz.

The desired integer and fractional divider ratios can be calculated by dividing the LO frequency (fLO) by fCOMP. fCOMP can be calculated by dividing the TCXO frequency (fTCXO) by the reference division ratio (RDIV). For example, let the TCXO frequency be 20MHz, RDIV be 1, and the nominal LO frequency be 1575.42MHz. The following method can be used when calculating divider ratios supporting various reference and comparison frequencies:

\[
\text{Comparison Frequency} = \frac{f_{\text{TCXO}}}{\text{RDIV}} = \frac{20\text{MHz}}{1} = 20\text{MHz}
\]

\[
\text{LO Frequency Divider} = \frac{f_{\text{LO}}}{f_{\text{COMP}}} = \frac{1575.42\text{MHz}}{78.771} = 20\text{MHz}
\]

<table>
<thead>
<tr>
<th>INTEGER VALUE</th>
<th>SIGN/MAGNITUDE</th>
<th>UNSIGNED BINARY</th>
<th>TWO'S COMPLEMENT BINARY</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1b</td>
<td>1.5b</td>
<td>2b</td>
</tr>
<tr>
<td>7</td>
<td>0</td>
<td>01</td>
<td>01</td>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>01</td>
<td>01</td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>01</td>
<td>00</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>00</td>
<td>00</td>
</tr>
<tr>
<td>-1</td>
<td>1</td>
<td>00</td>
<td>10</td>
</tr>
<tr>
<td>-3</td>
<td>1</td>
<td>10</td>
<td>10</td>
</tr>
<tr>
<td>-5</td>
<td>1</td>
<td>10</td>
<td>11</td>
</tr>
<tr>
<td>-7</td>
<td>1</td>
<td>10</td>
<td>11</td>
</tr>
</tbody>
</table>

The MAX2769 provides a reference clock output. The frequency of the clock can be adjusted to crystal-oscillator frequency, a quarter of the oscillator frequency, a half of the oscillator frequency, or twice the oscillator frequency, by programming bits REFDIV in the PLL Configuration register.

ADC

The MAX2769 features an on-chip ADC to digitize the downconverted GPS signal. The maximum sampling rate of the ADC is approximately 50Msps. The sampled output is provided in a 2-bit format (1-bit magnitude and 1-bit sign) by default and also can be configured as a 1-bit, 1.5-bit, or 2-bit in both I and Q channels, or 1-bit, 1.5-bit, 2-bit, 2.5-bit, or 3-bit in the I channel only. The ADC supports the digital outputs in three different formats: the unsigned binary, the sign and magnitude, or the two's complement format by setting bits FORMAT in Configuration register 2. MSB bits are output at I1 or Q1 pins and LSB bits are output at I0 or Q0 pins, for I or Q channel, respectively. In the case of 2.5-bit or 3-bit, output data format is selected in the I channel only, the parasitic loss of interconnect traces on the PCB into account when optimizing the load capacitance. For example, the MAX2769 EV kit utilizes a 16.368MHz crystal that is designed for a 12pF load capacitance. A series capacitor of 23pF is used to center the crystal oscillator frequency, see Figure 1. In addition, the 5-bit serial-interface word, XTALCAP in the PLL Configuration register, can be used to vary the crystal-oscillator frequency electronically. The range of the electronic adjustment depends on how much the chosen crystal frequency can be pulled by the varying capacitor. The frequency of the crystal oscillator used on the MAX2769 EV kit has a range of approximately 200Hz.

Crystal Oscillator

The MAX2769 includes an on-chip crystal oscillator. A parallel mode crystal is required when the crystal oscillator is being used. It is recommended that an AC-coupling capacitor be used in series with the crystal and the XTAL pin to optimize the desired load capacitance and to center the crystal-oscillator frequency. The desired integer and fractional divider ratios can be calculated by dividing the LO frequency (fLO) by fCOMP = 1.023MHz and loop bandwidth = 50kHz.

The desired integer and fractional divider ratios can be calculated by dividing the LO frequency (fLO) by fCOMP. fCOMP can be calculated by dividing the TCXO frequency (fTCXO) by the reference division ratio (RDIV). For example, let the TCXO frequency be 20MHz, RDIV be 1, and the nominal LO frequency be 1575.42MHz. The following method can be used when calculating divider ratios supporting various reference and comparison frequencies:

\[
\text{Comparison Frequency} = \frac{f_{\text{TCXO}}}{\text{RDIV}} = \frac{20\text{MHz}}{1} = 20\text{MHz}
\]

\[
\text{LO Frequency Divider} = \frac{f_{\text{LO}}}{f_{\text{COMP}}} = \frac{1575.42\text{MHz}}{78.771} = 20\text{MHz}
\]

<table>
<thead>
<tr>
<th>INTEGER VALUE</th>
<th>SIGN/MAGNITUDE</th>
<th>UNSIGNED BINARY</th>
<th>TWO'S COMPLEMENT BINARY</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1b</td>
<td>1.5b</td>
<td>2b</td>
</tr>
<tr>
<td>7</td>
<td>0</td>
<td>01</td>
<td>01</td>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>01</td>
<td>01</td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>01</td>
<td>00</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>00</td>
<td>00</td>
</tr>
<tr>
<td>-1</td>
<td>1</td>
<td>00</td>
<td>10</td>
</tr>
<tr>
<td>-3</td>
<td>1</td>
<td>10</td>
<td>10</td>
</tr>
<tr>
<td>-5</td>
<td>1</td>
<td>10</td>
<td>11</td>
</tr>
<tr>
<td>-7</td>
<td>1</td>
<td>10</td>
<td>11</td>
</tr>
</tbody>
</table>
Universal GPS Receiver

MSB is output at I1, the second bit is at I0, and the LSB is at Q1.

Figure 2 illustrates the ADC quantization levels for 2- and 3-bit cases and also describes the sign/magnitude data mapping. The variable T = 1 designates the location of the magnitude threshold for the 2-bit case.

**Fractional Clock Divider**

A 12-bit fractional clock divider is located in the clock path prior to the ADC and can be used to generate the ADC clock that is a fraction of the reference input clock. In a fractional divider mode, the instantaneous division ratio alternates between integer division ratios to achieve the required fraction. For example, if the fractional output clock is 4.5 times slower than the input clock, an average division ratio of 4.5 is achieved through an equal series of alternating divide-by-4 and divide-by-5 periods. The fractional division ratio is given by:

$$\frac{f_{OUT}}{f_{IN}} = \frac{LCOUNT}{(4096 - MCOUNT + LCOUNT)}$$

where LCOUNT and MCOUNT are the 12-bit counter values programmed through the serial interface.

**DSP Interface**

GPS data is output from the ADC as the four logic signals (bit0, bit1, bit2, and bit3) that represent sign/magnitude, unsigned binary, or two’s complement binary data in the I (bit0 and bit1) and Q (bit2 and bit3) channels. The resolution of the ADC can be set up to 3 bits per channel. For example, the 2-bit I and Q data in sign/magnitude format is mapped as follows: bit0 = ISIGN, bit1 = IMAG, bit2 = QSIGN, and bit3 = QMAG. The data can be serialized in 16-bit segments of bit0, followed by bit1, bit2, and bit3. The number of bits to be serialized is controlled by the bits STRMBITS in the Configuration 3 regis-
ter. This selects between bit0; bit0 and bit1; bit0 and bit2; and bit0, bit1, bit2, and bit3 cases. If only bit0 is serialized, the data stream consists of bit0 data only. If a serialization of bit0 and bit1 (or bit2) is selected, the stream data pattern consists of 16 bits of bit0 data followed by 16 bits of bit1 (or bit2) data, which, in turn, is followed by 16 bits of bit0 data, and so on. In this case, the serial clock must be at least twice as fast as the ADC clock. If a 4-bit serialization of bit0, bit1, bit2, and bit3 is chosen, the serial clock must be at least four times faster than the ADC clock.

The ADC data is loaded in parallel into four holding registers that correspond to four ADC outputs. Holding registers are 16 bits long and are clocked by the ADC clock.

At the end of the 16-bit ADC cycle, the data is transferred into four shift registers and shifted serially to the output during the next 16-bit ADC cycle. Shift registers are clocked by a serial clock that must be chosen fast enough so that all data is shifted out before the next set of data is loaded from the ADC. An all-zero pattern follows the data after all valid ADC data are streamed to the output. A DATASYNC signal is used to signal the beginning of each valid 16-bit data slice. In addition, there is a TIME_SYNC signal that is output every 128 to 16,384 cycles of the ADC clock.
**Preconfigured Device States**

When a serial interface is not available, the device can be used in preconfigured states that don’t require programming through the serial interface. Connecting the PGM pin to logic-high and SCLK, SDATA, and CS pins to either logic-high or low sets the device in one of the preconfigured states according to Table 3.

**Serial Interface, Address, and Bit Assignments**

A serial interface is used to program the MAX2769 for configuring the different operating modes.

### Table 3. Preconfigured Device States

<table>
<thead>
<tr>
<th>DEVICE STATE</th>
<th>DEVICE ELECTRICAL CHARACTERISTICS</th>
<th>3-WIRE CONTROL PINS</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>REFERENCE FREQUENCY (MHz)</td>
<td>DIVISION RATIO</td>
</tr>
<tr>
<td>0</td>
<td>16.368</td>
<td>16</td>
</tr>
<tr>
<td>1</td>
<td>16.368</td>
<td>16</td>
</tr>
<tr>
<td>2</td>
<td>16.368</td>
<td>16</td>
</tr>
<tr>
<td>3</td>
<td>32.736</td>
<td>32</td>
</tr>
<tr>
<td>4</td>
<td>19.2</td>
<td>96</td>
</tr>
<tr>
<td>5</td>
<td>18.414</td>
<td>18</td>
</tr>
<tr>
<td>6</td>
<td>13</td>
<td>65</td>
</tr>
<tr>
<td>7</td>
<td>16.368</td>
<td>16</td>
</tr>
</tbody>
</table>

*If the IF center frequency is programmed to 1.023MHz, the filter passband extends from 0.1MHz to 2.6MHz.
**Table 4. Serial-Interface Timing Requirements**

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>TYP VALUE</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>tCSS</td>
<td>Falling edge of CS to rising edge of the first SCLK time.</td>
<td>10</td>
<td>ns</td>
</tr>
<tr>
<td>tDS</td>
<td>Data to serial-clock setup time.</td>
<td>10</td>
<td>ns</td>
</tr>
<tr>
<td>tDH</td>
<td>Data to clock hold time.</td>
<td>10</td>
<td>ns</td>
</tr>
<tr>
<td>tCH</td>
<td>Serial clock pulse-width high.</td>
<td>25</td>
<td>ns</td>
</tr>
<tr>
<td>tCL</td>
<td>Clock pulse-width low.</td>
<td>25</td>
<td>ns</td>
</tr>
<tr>
<td>tCSH</td>
<td>Last SCLK rising edge to rising edge of CS.</td>
<td>10</td>
<td>ns</td>
</tr>
<tr>
<td>tCSW</td>
<td>CS high pulse width.</td>
<td>1</td>
<td>clock</td>
</tr>
</tbody>
</table>

**Table 5. Default Register Setting**

<table>
<thead>
<tr>
<th>REGISTER NAME</th>
<th>ADDRESS (A3:A0)</th>
<th>DATA</th>
<th>DEFAULT (D27:D0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>CONF1</td>
<td>0000</td>
<td>Configures RX and IF sections, bias settings for individual blocks.</td>
<td>A2919A3</td>
</tr>
<tr>
<td>CONF2</td>
<td>0001</td>
<td>Configures AGC and output sections.</td>
<td>0550288</td>
</tr>
<tr>
<td>CONF3</td>
<td>0010</td>
<td>Configures support and test functions for IF filter and AGC.</td>
<td>EAFF1DC</td>
</tr>
<tr>
<td>PLLCONF</td>
<td>0011</td>
<td>PLL, VCO, and CLK settings.</td>
<td>9EC0008</td>
</tr>
<tr>
<td>DIV</td>
<td>0100</td>
<td>PLL main and reference division ratios, other controls.</td>
<td>0C0000080</td>
</tr>
<tr>
<td>FDIV</td>
<td>0101</td>
<td>PLL fractional division ratio, other controls.</td>
<td>8000070</td>
</tr>
<tr>
<td>STRM</td>
<td>0110</td>
<td>DSP interface number of frames to stream.</td>
<td>8000000</td>
</tr>
<tr>
<td>CLK</td>
<td>0111</td>
<td>Fractional clock-divider values.</td>
<td>10061B2</td>
</tr>
<tr>
<td>TEST1</td>
<td>1000</td>
<td>Reserved for test mode.</td>
<td>1E0F401</td>
</tr>
<tr>
<td>TEST2</td>
<td>1001</td>
<td>Reserved for test mode.</td>
<td>14C0402</td>
</tr>
</tbody>
</table>
Table 6. Configuration 1 (Address: 0000)

<table>
<thead>
<tr>
<th>DATA BIT</th>
<th>LOCATION</th>
<th>DEFAULT VALUE</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>CHIPEN</td>
<td>27</td>
<td>1</td>
<td>Chip enable. Set 1 to enable the device and 0 to disable the entire device except the serial bus.</td>
</tr>
<tr>
<td>IDLE</td>
<td>26</td>
<td>0</td>
<td>Idle enable. Set 1 to put the chip in the idle mode and 0 for operating mode.</td>
</tr>
<tr>
<td>ILNA1</td>
<td>25:22</td>
<td>1000</td>
<td>LNA1 current programming.</td>
</tr>
<tr>
<td>ILNA2</td>
<td>21:20</td>
<td>10</td>
<td>LNA2 current programming.</td>
</tr>
<tr>
<td>ILO</td>
<td>19:18</td>
<td>10</td>
<td>LO buffer current programming.</td>
</tr>
<tr>
<td>IMIX</td>
<td>17:16</td>
<td>01</td>
<td>Mixer current programming.</td>
</tr>
<tr>
<td>MIXPOLE</td>
<td>15</td>
<td>0</td>
<td>Mixer pole selection. Set 1 to program the passive filter pole at mixer output at 36MHz, or set 0 to program the pole at 13MHz.</td>
</tr>
<tr>
<td>LNAMODE</td>
<td>14:13</td>
<td>00</td>
<td>LNA mode selection, D14:D13 = 00: LNA selection gated by the antenna bias circuit, 01: LNA2 is active; 10: LNA1 is active; 11: both LNA1 and LNA2 are off.</td>
</tr>
<tr>
<td>MIXEN</td>
<td>12</td>
<td>1</td>
<td>Mixer enable. Set 1 to enable the mixer and 0 to shut down the mixer.</td>
</tr>
<tr>
<td>ANTEN</td>
<td>11</td>
<td>1</td>
<td>Antenna bias enable. Set 1 to enable the antenna bias and 0 to shut down the antenna bias.</td>
</tr>
<tr>
<td>FCEN</td>
<td>10:5</td>
<td>001101</td>
<td>IF center frequency programming. Default for fCENTER = 4MHz, BW = 2.5MHz.</td>
</tr>
<tr>
<td>FBW</td>
<td>4:3</td>
<td>00</td>
<td>IF filter center bandwidth selection. D4:D3 = 00: 2.5MHz; 10: 4.2MHz; 01: 8MHz; 11: 18MHz (only used as a lowpass filter).</td>
</tr>
<tr>
<td>F3OR5</td>
<td>2</td>
<td>0</td>
<td>Filter order selection. Set 0 to select the 5th-order Butterworth filter. Set 1 to select the 3rd-order Butterworth filter.</td>
</tr>
<tr>
<td>FCENX</td>
<td>1</td>
<td>1</td>
<td>Polyphase filter selection. Set 1 to select complex bandpass filter mode. Set 0 to select lowpass filter mode.</td>
</tr>
<tr>
<td>FGAIN</td>
<td>0</td>
<td>1</td>
<td>IF filter gain setting. Set 0 to reduce the filter gain by 6dB.</td>
</tr>
</tbody>
</table>
# MAX2769

## Universal GPS Receiver

<table>
<thead>
<tr>
<th>DATA BIT</th>
<th>LOCATION</th>
<th>DEFAULT VALUE</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>IQEN</td>
<td>27</td>
<td>0</td>
<td>I and Q channels enable. Set 1 to enable both I and Q channels and 0 to enable I channel only.</td>
</tr>
<tr>
<td>GAINREF</td>
<td>26:15</td>
<td>170d</td>
<td>AGC gain reference value expressed by the number of MSB counts (magnitude bit density).</td>
</tr>
<tr>
<td>—</td>
<td>14:13</td>
<td>00</td>
<td>Reserved.</td>
</tr>
<tr>
<td>AGCMODE</td>
<td>12:11</td>
<td>00</td>
<td>AGC mode control. Set D12:D11 = 00: independent I and Q; 01: I and Q gains are locked to each other; 10: gain is set directly from the serial interface by GAININ; 11: disallowed state.</td>
</tr>
<tr>
<td>FORMAT</td>
<td>10:9</td>
<td>01</td>
<td>Output data format. Set D10:D9 = 00: unsigned binary; 01: sign and magnitude; 1X: two's complement binary.</td>
</tr>
<tr>
<td>BITS</td>
<td>8:6</td>
<td>010</td>
<td>Number of bits in the ADC. Set D8:D6 = 000: 1 bit, 001: 1.5 bits, 010: 2 bits; 011: 2.5 bits, 100: 3 bits.</td>
</tr>
<tr>
<td>DRVCFG</td>
<td>5:4</td>
<td>00</td>
<td>Output driver configuration. Set D5:D4 = 00: CMOS logic, 01: limited differential logic; 1X: analog outputs.</td>
</tr>
<tr>
<td>LOEN</td>
<td>3</td>
<td>1</td>
<td>LO buffer enable. Set 1 to enable LO buffer or 0 to disable the buffer.</td>
</tr>
<tr>
<td>RESERVED</td>
<td>2</td>
<td>0</td>
<td>Reserved.</td>
</tr>
<tr>
<td>DIEID</td>
<td>1:0</td>
<td>00</td>
<td>Identifies a version of the IC.</td>
</tr>
</tbody>
</table>
### Table 8. Configuration 3 (Address: 0010)

<table>
<thead>
<tr>
<th>DATA BIT</th>
<th>LOCATION</th>
<th>DEFAULT VALUE</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>GAININ</td>
<td>27:22</td>
<td>111010</td>
<td>PGA gain value programming from the serial interface in steps of dB per LSB.</td>
</tr>
<tr>
<td>FSLOWEN</td>
<td>21</td>
<td>1</td>
<td>Low value of the ADC full-scale enable. Set 1 to enable or 0 to disable.</td>
</tr>
<tr>
<td>HILOADEN</td>
<td>20</td>
<td>0</td>
<td>Set 1 to enable the output driver to drive high loads.</td>
</tr>
<tr>
<td>ADCEN</td>
<td>19</td>
<td>1</td>
<td>ADC enable. Set 1 to enable ADC or 0 to disable.</td>
</tr>
<tr>
<td>DRVEN</td>
<td>18</td>
<td>1</td>
<td>Output driver enable. Set 1 to enable the driver or 0 to disable.</td>
</tr>
<tr>
<td>FOFSTEN</td>
<td>17</td>
<td>1</td>
<td>Filter DC offset cancellation circuitry enable. Set 1 to enable the circuitry or 0 to disable.</td>
</tr>
<tr>
<td>FILTEN</td>
<td>16</td>
<td>1</td>
<td>IF filter enable. Set 1 to enable the filter or 0 to disable.</td>
</tr>
<tr>
<td>FHIPEN</td>
<td>15</td>
<td>1</td>
<td>Highpass coupling enable. Set 1 to enable the highpass coupling between the filter and PGA, or 0 to disable the coupling.</td>
</tr>
<tr>
<td>—</td>
<td>14</td>
<td>1</td>
<td>Reserved.</td>
</tr>
<tr>
<td>PGAIEN</td>
<td>13</td>
<td>1</td>
<td>I-channel PGA enable. Set 1 to enable PGA in the I channel or 0 to disable.</td>
</tr>
<tr>
<td>PGAQEN</td>
<td>12</td>
<td>0</td>
<td>Q-channel PGA enable. Set 1 to enable PGA in the Q channel or 0 to disable.</td>
</tr>
<tr>
<td>STRMEN</td>
<td>11</td>
<td>0</td>
<td>DSP interface for serial streaming of data enable. This bit configures the IC such that the DSP interface is inserted in the signal path. Set 1 to enable the interface or 0 to disable the interface.</td>
</tr>
<tr>
<td>STRMSTART</td>
<td>10</td>
<td>0</td>
<td>The positive edge of this command enables data streaming to the output. It also enables clock, data sync, and frame sync outputs.</td>
</tr>
<tr>
<td>STRMSTOP</td>
<td>9</td>
<td>0</td>
<td>The positive edge of this command disables data streaming to the output. It also disables clock, data sync, and frame sync outputs.</td>
</tr>
<tr>
<td>STRMCOUNT</td>
<td>8:6</td>
<td>111</td>
<td>Sets the length of the data counter from 128 (000) to 16,394 (111) bits per frame.</td>
</tr>
<tr>
<td>STRMBITS</td>
<td>5:4</td>
<td>01</td>
<td>Number of bits streamed. D5:D4 = 00: I MSB; 01: I MSB, I LSB; 10: I MSB, Q MSB; 11: I MSB, I LSB, Q MSB, Q LSB.</td>
</tr>
<tr>
<td>STAMPEN</td>
<td>3</td>
<td>1</td>
<td>The signal enables the insertion of the frame number at the beginning of each frame. If disabled, only the ADC data is streamed to the output.</td>
</tr>
<tr>
<td>TIMESYNCCEN</td>
<td>2</td>
<td>1</td>
<td>This signal enables the output of the time sync pulses at all times when streaming is enabled by the STRMEN command. Otherwise, the time sync pulses are available only when data streaming is active at the output, for example, in the time intervals bound by the STRMSTART and STRMSTOP commands.</td>
</tr>
<tr>
<td>DATSYNCCEN</td>
<td>1</td>
<td>0</td>
<td>This control signal enables the sync pulses at the DATASYNC output. Each pulse is coincident with the beginning of the 16-bit data word that corresponds to a given output bit.</td>
</tr>
<tr>
<td>STRMRST</td>
<td>0</td>
<td>0</td>
<td>This command resets all the counters irrespective of the timing within the stream cycle.</td>
</tr>
</tbody>
</table>
Table 9. PLL Configuration (Address: 0011)

<table>
<thead>
<tr>
<th>DATA BIT</th>
<th>LOCATION</th>
<th>DEFAULT VALUE</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCOEN</td>
<td>27</td>
<td>1</td>
<td>VCO enable. Set 1 to enable the VCO or 0 to disable VCO.</td>
</tr>
<tr>
<td>IVCO</td>
<td>26</td>
<td>0</td>
<td>VCO current-mode selection. Set 1 to program the VCO in the low-current mode or 0 to program in the normal mode.</td>
</tr>
<tr>
<td>REFOUTEN</td>
<td>24</td>
<td>1</td>
<td>Clock buffer enable. Set 1 to enable the clock buffer or 0 to disable the clock buffer.</td>
</tr>
<tr>
<td>REFDIV</td>
<td>22:21</td>
<td>11</td>
<td>Clock output divider ratio. Set D22:D21 = 00: clock frequency = XTAL frequency x 2; 01: clock frequency = XTAL frequency / 4; 10: clock frequency = XTAL frequency / 2; 11: clock frequency = XTAL.</td>
</tr>
<tr>
<td>IXTAL</td>
<td>20:19</td>
<td>01</td>
<td>Current programming for XTAL oscillator/buffer. Set D20:D19 = 00: oscillator normal current; 01: buffer normal current; 10: oscillator medium current; 11: oscillator high current.</td>
</tr>
<tr>
<td>XTALCAP</td>
<td>18:14</td>
<td>10000</td>
<td>Digital XTAL load cap programming.</td>
</tr>
<tr>
<td>ICP</td>
<td>9</td>
<td>0</td>
<td>Charge-pump current selection. Set 1 for 1mA and 0 for 0.5mA.</td>
</tr>
<tr>
<td>PFDEN</td>
<td>8</td>
<td>0</td>
<td>Set 0 for normal operation or 1 to disable the PLL phase frequency detector.</td>
</tr>
<tr>
<td>CPTEST</td>
<td>6:4</td>
<td>000</td>
<td>Charge-pump test. Set D6:D4 = 000: normal operation; X10: pump up; X01 = pump down; 100 = high impedance; 111: both up and down on.</td>
</tr>
<tr>
<td>INT_PLL</td>
<td>3</td>
<td>1</td>
<td>PLL mode control. Set 1 to enable the integer-N PLL or 0 to enable the fractional-N PLL.</td>
</tr>
<tr>
<td>PWRSAV</td>
<td>2</td>
<td>0</td>
<td>PLL power-save mode. Set 1 to enable the power-save mode or 0 to disable.</td>
</tr>
<tr>
<td>—</td>
<td>1</td>
<td>0</td>
<td>Reserved.</td>
</tr>
<tr>
<td>—</td>
<td>0</td>
<td>0</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>
### Table 10. PLL Integer Division Ratio (Address 0100)

<table>
<thead>
<tr>
<th>DATA BIT</th>
<th>LOCATION</th>
<th>DEFAULT VALUE</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>NDIV</td>
<td>27:13</td>
<td>1536d</td>
<td>PLL integer division ratio.</td>
</tr>
<tr>
<td>RDIV</td>
<td>12:3</td>
<td>16d</td>
<td>PLL reference division ratio.</td>
</tr>
<tr>
<td>—</td>
<td>2:0</td>
<td>000</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>

### Table 11. PLL Division Ratio (Address 0101)

<table>
<thead>
<tr>
<th>DATA BIT</th>
<th>LOCATION</th>
<th>DEFAULT VALUE</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>FDIV</td>
<td>27:8</td>
<td>80000h</td>
<td>PLL fractional divider ratio.</td>
</tr>
<tr>
<td>—</td>
<td>7:0</td>
<td>01110000</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>

### Table 12. DSP Interface (Address 0110)

<table>
<thead>
<tr>
<th>DATA BIT</th>
<th>LOCATION</th>
<th>DEFAULT VALUE</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>FRAMECOUNT</td>
<td>27:0</td>
<td>8000000h</td>
<td>This word defines the frame number at which to start streaming. This mode is active when streaming mode is enabled by a command STRMEN, but a command STRMSTART is not received. In this case, the frame counter is reset upon the assertion of STRMEN, and it begins its count. When the frame number reaches the value defined by FRMCOUNT, the streaming begins.</td>
</tr>
</tbody>
</table>

### Table 13. Clock Fractional Division Ratio (Address 0111)

<table>
<thead>
<tr>
<th>DATA BIT</th>
<th>LOCATION</th>
<th>DEFAULT VALUE</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>L_CNT</td>
<td>27:16</td>
<td>256d</td>
<td>Sets the value for the L counter.</td>
</tr>
<tr>
<td>M_CNT</td>
<td>15:4</td>
<td>1563d</td>
<td>Sets the value for the M counter.</td>
</tr>
<tr>
<td>FCLKIN</td>
<td>3</td>
<td>0</td>
<td>Fractional clock divider. Set 1 to select the ADC clock to come from the fractional clock divider, or 0 to bypass the ADC clock from the fractional clock divider.</td>
</tr>
<tr>
<td>ADCCLK</td>
<td>2</td>
<td>0</td>
<td>ADC clock selection. Set 0 to select the ADC and fractional divider clocks to come from the reference divider/multiplier.</td>
</tr>
<tr>
<td>SERCLK</td>
<td>1</td>
<td>1</td>
<td>Serializer clock selection. Set 0 to select the serializer clock output to come from the reference divider/multiplier.</td>
</tr>
<tr>
<td>MODE</td>
<td>0</td>
<td>0</td>
<td>DSP interface mode selection.</td>
</tr>
</tbody>
</table>

### Table 14. Test Mode 1 (Address 1000)

<table>
<thead>
<tr>
<th>DATA BIT</th>
<th>LOCATION</th>
<th>DEFAULT VALUE</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>—</td>
<td>27:0</td>
<td>1E0F401</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>

### Table 15. Test Mode 2 (Address 1001)

<table>
<thead>
<tr>
<th>DATA BIT</th>
<th>LOCATION</th>
<th>DEFAULT VALUE</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>—</td>
<td>27:0</td>
<td>14C0402</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>
Applications Information

The LNA and mixer inputs require careful consideration in matching to 50Ω lines. Proper supply bypassing, grounding, and layout are required for reliable performance from any RF circuit.

Low-Power Operation

The MAX2769 can be operated in a low-power mode by programming the bias current values of individual blocks to their minimum recommended values. The list below summarizes the recommended changes to serial interface registers from their default states to achieve a low-power operation:

ILNA1 = 0010
ILNA2 = 00
ILO = 00
IMIX = 00
F3OR5 = 1
ANTEN = 0
BITS = 000
IVCO = 0
REFOUENT = 0
PLLWRSAT = 1

In this mode, LNA, mixer, LO, and VCO currents are reduced to their minimum recommended values. The IF filter is configured as a 3rd-order filter. The output data is in a 1-bit CMOS mode in the I channel only. PLL is in an integer-N power-saving mode, which can be used if the main division ratio is divisible by 32. The antenna bias circuitry is disabled.

In the low-power mode, the total current consumption reduces to 10mA, while the total cascaded noise figure increases to 3.8dB.

Operation in Wideband Galileo and GLONASS Applications

The use of the wideband receiver options is recommended for Galileo and GLONASS applications. The frequency synthesizer is used to tune LO to a desired frequency, which, in turn, determines the choice of the IF center frequency. Either a fractional-N or an integer-N mode of the frequency synthesizer can be used depending on the choice of the reference frequency.

For Galileo reception, set the IF filter bandwidth to 4.2MHz (FBW = 10) and adjust the IF center frequency through a control word FCEN to the middle of the downconverted signal band. Alternatively, use wideband settings of 8MHz and 18MHz when the receiver is in a zero-IF mode.

For GLONASS as well as GPS P-code reception, a zero-IF receiver configuration is used in which the IF filter is used in a lowpass filter mode (FCENX = 1) with a two-sided bandwidth of 18MHz.

It is recommended that an active antenna LNA be used in wide-bandwidth applications such that the PGA is operated at lower gain levels for a maximum bandwidth. If a PGA gain is programmed directly from a serial interface, GAININ values between 32 and 38 are recommended. Set the filter pole at the mixer output to 36MHz through MIXPOLE = 1.

Layout Issues

The MAX2769 EV kit can be used as a starting point for layout. For best performance, take into consideration grounding and routing of RF, baseband, and power-supply PCB proper line. Make connections from vias to the ground plane as short as possible. On the high-impedance ports, keep traces short to minimize shunt capacitance. EV kit Gerber files can be requested at www.maxim-ic.com.

Power-Supply Layout

To minimize coupling between different sections of the IC, a star power-supply routing configuration with a large decoupling capacitor at a central VCC node is recommended. The VCC traces branch out from this node, each going to a separate VCC node in the circuit. Place a bypass capacitor as close as possible to each supply pin. This arrangement provides local decoupling at each Vcc pin. Use at least one via per bypass capacitor for a low-inductance ground connection. Do not share the capacitor ground vias with any other branch.

Package Information

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

<table>
<thead>
<tr>
<th>PACKAGE TYPE</th>
<th>PACKAGE CODE</th>
<th>DOCUMENT NO.</th>
</tr>
</thead>
<tbody>
<tr>
<td>28 TQFN-EP</td>
<td>T2855+3</td>
<td>21-0140</td>
</tr>
<tr>
<td>WAFER</td>
<td>WDICE8</td>
<td>—</td>
</tr>
</tbody>
</table>

Chip Information

PROCESS: SiGe BiCMOS
# MAX2769

## Universal GPS Receiver

### Revision History

<table>
<thead>
<tr>
<th>REVISION NUMBER</th>
<th>REVISION DATE</th>
<th>DESCRIPTION</th>
<th>PAGES CHANGED</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6/07</td>
<td>Initial release</td>
<td>—</td>
</tr>
<tr>
<td>1</td>
<td>1/09</td>
<td>Added MAX2769E/W, updated specifications</td>
<td>1, 4, 12, 16, 22</td>
</tr>
<tr>
<td>2</td>
<td>6/10</td>
<td>Removed references to temperature sensor function, changed four specifications for SPF, and added soldering temperature</td>
<td>1–4, 8, 9, 10, 14–18, 22</td>
</tr>
</tbody>
</table>