MAX17552/MAX17552A

60V, 100mA, Ultra-Small, High-Efficiency, Synchronous Step-Down DC-DC Converter with 22µA No-Load Supply Current

General Description
The MAX17552/MAX17552A high-efficiency, high-voltage, synchronous step-down DC-DC converters with integrated MOSFETs operate over a 4V to 60V input voltage range. The converters can deliver output current up to 100mA at output voltages of 0.8V to 0.9 x V\text{IN}. The output voltage is accurate to within ±1.75% over the -40°C to +125°C temperature range.

The devices employ a peak-current-mode control architecture with a MODE pin that can be used to operate the device in pulse-width modulation (PWM) or pulse-frequency modulation (PFM) control schemes. PWM operation provides constant frequency operation at all loads and is useful in applications sensitive to variable switching frequency. PFM operation disables negative inductor current and additionally skips pulses at light loads for high efficiency. The converters consume only 22µA of no-load supply current in PFM mode. The low-resistance, on-chip MOSFETs ensure high efficiency at full load and simplify PCB layout.

The devices offer programmable switching frequency to optimize solution size and efficiency. Programmable soft-start allows the user to reduce the inrush currents. During overload, the MAX17552 implements a hysteretic cycle-by-cycle peak-current-limit protection scheme, while the MAX17552A implements a HICCUP-type overload protection scheme to protect the inductor and the internal FETs. An EN/UVLO pin allows the user to turn on/off the device at the desired input-voltage level. An open-drain RESET pin allows output-voltage monitoring. The devices operate over the -40°C to +125°C industrial temperature range and are available in a compact 10-pin (3mm x 2mm) TDFN and 10-pin (3mm x 3mm) µMAX® packages. Simulation models are available.

Benefits and Features
- Eliminates External Components and Reduces Total Cost
  - No Schottky—Synchronous Operation for High Efficiency and Reduced Cost
  - Internal Compensation
  - Fixed Internal 5.1ms or Programmable Soft-Start
  - All-Ceramic Capacitors, Ultra-Compact Layout
- Reduces Number of DC-DC Regulators to Stock
  - Wide 4V to 60V Input Voltage Range
  - Adjustable 0.8V to 0.9 x V\text{IN} Output Voltages
  - Delivers Up to 100mA Load Current
  - 100kHz to 2.2MHz Adjustable Switching Frequency Range with External Synchronization
  - Configurable Between PFM and Forced-PWM Modes
- Reduces Power Dissipation
  - 22µA No Load Supply Current
  - Peak Efficiency > 90%
  - PFM Feature for High Light-Load Efficiency
  - 1.2µA (typ) Shutdown Current
- Operates Reliably in Adverse Industrial Environments
  - Peak Current-Limit Protection
- Built-In Output-Voltage Monitoring with Open-Drain RESET Pin
  - Programmable EN/UVLO Threshold
  - Monotonic Startup into Prebiased Output
  - Overtemperature Protection
  - High Industrial -40°C to +125°C Ambient Operating Temperature Range / -40°C to +150°C Junction Temperature Range

Applications
- Industrial Sensors and Process Control
- 4mA–20mA Current-Loop Powered Sensors
- High-Voltage LDO Replacement
- Battery-Powered Equipment
- HVAC and Building Control
- General-Purpose Point of Load

µMAX is a registered trademark of Maxim Integrated Products, Inc.

Ordering Information appears at end of data sheet.
Typical Application Circuit—High-Efficiency 5V, 100mA Regulator

- **SWITCHING FREQUENCY**: 220kHz
- **L1**: COILCRAFT LPS5030-224M
- **C1**: MURATA 0.22µF
- **C2**: MURATA 1µF
- **C3**: MURATA 1µF
- **R1**: 261kΩ
- **R2**: 49.9kΩ

Components:
- **MAX17552/MAX17552A**
- **VIN**: 6V TO 60V
- **CIN**: 1µF
- **R3**: 191kΩ
- **R4**: 22.1Ω
- **VOUT**: 5V, 100mA
MAX17552/MAX17552A 60V, 100mA, Ultra-Small, High-Efficiency Synchronous Step-Down DC-DC Converter with 22µA No-Load Supply Current

**Absolute Maximum Ratings (Note 1)**

- IN, EN/UVLO, VOUT, RESET to GND: -0.3V to +70V
- LX to GND: -0.3V to IN +0.3V
- RT/SYNC, SS, FB, MODE to GND: -0.3V to +6V
- LX Total RMS Current: ±1.6A
- Output Short-Circuit Duration: Continuous
- Junction Temperature: +150°C
- Storage Temperature Range: -65°C to +150°C
- Lead Temperature (soldering, 10s): +300°C
- Soldering Temperature (reflow): +260°C

Notice: Junction temperature greater than +125°C degrades operating lifetimes.

**Package Information**

**PACKAGE TYPE: 10 TDFN**

<table>
<thead>
<tr>
<th>Package Code</th>
<th>T1032N+1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Outline Number</td>
<td>21-0429</td>
</tr>
<tr>
<td>Land Pattern Number</td>
<td>90-0082</td>
</tr>
</tbody>
</table>

**THERMAL RESISTANCE, FOUR-LAYER BOARD**

| Continuous Power Dissipation ($T_A = +70^\circ C$) (derate 14.9mW/$^\circ C$ above +70°C) | 1188.7mW |
| Junction to Ambient ($\theta_{JA}$) | 67.3°C/W |
| Junction to Case ($\theta_{JC}$) | 18.2°C/W |

**PACKAGE TYPE: 10 µMAX**

<table>
<thead>
<tr>
<th>Package Code</th>
<th>U10+5</th>
</tr>
</thead>
<tbody>
<tr>
<td>Outline Number</td>
<td>21-0061</td>
</tr>
<tr>
<td>Land Pattern Number</td>
<td>90-0330</td>
</tr>
</tbody>
</table>

**THERMAL RESISTANCE, FOUR-LAYER BOARD**

| Continuous Power Dissipation ($T_A = +70^\circ C$) (derate 8.8mW/$^\circ C$ above +70°C) | 707.3mW |
| Junction to Ambient ($\theta_{JA}$) | 113.1°C/W |
| Junction to Case ($\theta_{JC}$) | 42°C/W |

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "+", or "+" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.
### Electrical Characteristics

\(V_{IN} = 24\,V, \quad V_{GND} = 0\,V, \quad V_{VOUT} = 3.3\,V, \quad V_{FB} = 0.85\,V, \quad V_{EN/UVLO} = 1.5\,V, \quad RT/SYNC = 191\,kΩ, \quad LX = SS = MODE = \text{RESET} = \text{unconnected}; \quad T_A = -40°C \text{ to } +125°C, \quad \text{unless otherwise noted. Typical values are at } T_A = +25°C. \quad \text{All voltages are referenced to } GND, \quad \text{unless otherwise noted} \) (Note 2)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>INPUT SUPPLY (IN)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input Voltage Range</td>
<td>(V_{IN})</td>
<td></td>
<td>4</td>
<td>60</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Input Shutdown Current</td>
<td>(I_{IN-SH}) (V_{EN/UVLO} = 0,V, \quad T_A = +25°C)</td>
<td></td>
<td>0.67</td>
<td>1.2</td>
<td>2.25</td>
<td>µA</td>
</tr>
<tr>
<td>Input Supply Current</td>
<td>(I_{Q-PFM}) (V_{MODE} = \text{unconnected} ) (Note 3)</td>
<td></td>
<td>18</td>
<td>32</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>(I_{Q-PWM}) Normal switching mode, (V_{IN} = 24,V)</td>
<td></td>
<td>245</td>
<td>525</td>
<td>760</td>
<td></td>
</tr>
<tr>
<td><strong>EXTERNAL BIAS (V_{OUT})</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(V_{OUT}) Switchover Threshold</td>
<td>(V_{ENR}) (V_{EN/UVLO}) rising</td>
<td></td>
<td>1.2</td>
<td>1.25</td>
<td>1.3</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>(V_{ENF}) (V_{EN/UVLO}) falling</td>
<td></td>
<td>1.1</td>
<td>1.15</td>
<td>1.2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>(V_{EN-TRUESD}) (V_{EN/UVLO}) falling, true shutdown</td>
<td></td>
<td>0.7</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>EN/UVLO Leakage Current</strong></td>
<td>(I_{EN}) (V_{EN/UVLO} = 1.3,V, \quad T_A = +25°C)</td>
<td></td>
<td>-100</td>
<td></td>
<td>+100</td>
<td>nA</td>
</tr>
<tr>
<td><strong>POWER MOSFETs</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>High-Side pMOS On-Resistance</td>
<td>(R_{DS-ONH}) (I_{LX} = 0.1,A ) (sourcing)</td>
<td></td>
<td>1.5</td>
<td>2.7</td>
<td>5.1</td>
<td>Ω</td>
</tr>
<tr>
<td>Low-Side nMOS On-Resistance</td>
<td>(R_{DS-ONL}) (I_{LX} = 0.1,A ) (sinking)</td>
<td></td>
<td>0.8</td>
<td>1.4</td>
<td>2.6</td>
<td>Ω</td>
</tr>
<tr>
<td>LX Leakage Current</td>
<td>(I_{LX-LKG}) (V_{EN} = 0,V, \quad T_A = +25°C, \quad V_{LX} = (V_{GND} + 1,V) \text{ to } (V_{IN} - 1,V))</td>
<td></td>
<td>-1</td>
<td></td>
<td>+1</td>
<td>µA</td>
</tr>
<tr>
<td><strong>SOFT-START (SS)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Soft-Start Time</td>
<td>(t_{SS}) (SS = \text{unconnected})</td>
<td></td>
<td>4.4</td>
<td>5.1</td>
<td>5.8</td>
<td>ms</td>
</tr>
<tr>
<td>SS Charging Current</td>
<td>(I_{SS})</td>
<td></td>
<td>4.7</td>
<td>5</td>
<td>5.3</td>
<td>µA</td>
</tr>
<tr>
<td><strong>FEEDBACK (FB)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FB Regulation Voltage</td>
<td>(V_{FB-REG}) (MODE = \text{GND})</td>
<td></td>
<td>0.786</td>
<td>0.8</td>
<td>0.814</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>(MODE = \text{unconnected})</td>
<td></td>
<td>0.786</td>
<td>0.812</td>
<td>0.826</td>
<td></td>
</tr>
<tr>
<td>FB Input Leakage Current</td>
<td>(I_{FB}) (V_{FB} = 1,V, \quad T_A = 25°C)</td>
<td></td>
<td>-100</td>
<td></td>
<td>+100</td>
<td>nA</td>
</tr>
<tr>
<td><strong>CURRENT LIMIT</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Peak Current-Limit Threshold</td>
<td>(I_{PEAK-LIMIT})</td>
<td></td>
<td>185</td>
<td>210</td>
<td>235</td>
<td>mA</td>
</tr>
<tr>
<td>Negative Current-Limit Threshold</td>
<td>(I_{SINK-LIMIT}) (V_{MODE} = \text{GND})</td>
<td></td>
<td>79</td>
<td>105</td>
<td>130</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td>(V_{MODE} = \text{unconnected})</td>
<td></td>
<td>0.01</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PFM Current Level</td>
<td>(I_{PFM}) (V_{MODE} = \text{unconnected})</td>
<td></td>
<td>50</td>
<td>72</td>
<td>90</td>
<td>mA</td>
</tr>
<tr>
<td><strong>OSCILLATOR (RT/SYNC)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Switching Frequency</td>
<td>(f_{SW})</td>
<td>(R_{RT} = 422kΩ)</td>
<td>90</td>
<td>100</td>
<td>111</td>
<td>kHz</td>
</tr>
<tr>
<td></td>
<td>(R_{RT} = 191kΩ)</td>
<td>205</td>
<td>220</td>
<td>235</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>(R_{RT} = 130kΩ)</td>
<td>295</td>
<td>319</td>
<td>340</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>(R_{RT} = 69.8kΩ)</td>
<td>540</td>
<td>592</td>
<td>638</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>(R_{RT} = 45.3kΩ)</td>
<td>813</td>
<td>900</td>
<td>973</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>(R_{RT} = 19.1kΩ)</td>
<td>1.86</td>
<td>2.08</td>
<td>2.3</td>
<td>MHz</td>
<td></td>
</tr>
</tbody>
</table>
MAX17552/MAX17552A  60V, 100mA, Ultra-Small, High-Efficiency Synchronous Step-Down DC-DC Converter with 22µA No-Load Supply Current

Electrical Characteristics (continued)

$(V_{IN} = 24V, V_{GND} = 0V, V_{VOUT} = 3.3V, V_{FB} = 0.85V, V_{EN/UVLO} = 1.5V, RT/SYNC = 191k\Omega, LX = SS = MODE = RESET = unconnected; T_A = -40°C to +125°C, unless otherwise noted. Typical values are at T_A = +25°C. All voltages are referenced to GND, unless otherwise noted) \ (Note 2)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Switching Frequency Adjustable Range</td>
<td></td>
<td>See the Switching Frequency (RT/ SYNC) section for details</td>
<td>100</td>
<td>2200</td>
<td>kHz</td>
<td></td>
</tr>
<tr>
<td>SYNC Input Frequency</td>
<td></td>
<td></td>
<td>1.1 x f_{SW}</td>
<td>2200</td>
<td>kHz</td>
<td></td>
</tr>
<tr>
<td>SYNC Pulse Minimum Off-Time</td>
<td></td>
<td></td>
<td>40</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>SYNC Rising Threshold</td>
<td>$V_{SYNC-H}$</td>
<td></td>
<td>1</td>
<td>1.22</td>
<td>1.44</td>
<td>V</td>
</tr>
<tr>
<td>Hysteresis</td>
<td>$V_{SYNC-HYS}$</td>
<td></td>
<td>0.115</td>
<td>0.18</td>
<td>0.265</td>
<td>V</td>
</tr>
<tr>
<td>Number of SYNC Pulses to Enable Synchronization</td>
<td></td>
<td></td>
<td>1</td>
<td></td>
<td>Cycles</td>
<td></td>
</tr>
</tbody>
</table>

**TIMING**

<table>
<thead>
<tr>
<th>Minimum On-Time</th>
<th>$t_{ON-MIN}$</th>
<th></th>
<th>46</th>
<th>82</th>
<th>128</th>
<th>ns</th>
</tr>
</thead>
<tbody>
<tr>
<td>Maximum Duty Cycle</td>
<td>$D_{MAX}$</td>
<td>$f_{SW} \leq 600kHz, V_{FB} = 0.98 \times V_{FB-REG}$</td>
<td>90</td>
<td>94</td>
<td>98</td>
<td>%</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$f_{SW} &gt; 600kHz, V_{FB} = 0.98 \times V_{FB-REG}$</td>
<td>87</td>
<td>92</td>
<td></td>
<td>%</td>
</tr>
<tr>
<td>Hiccup Timeout</td>
<td>MAX17552A</td>
<td></td>
<td>51</td>
<td></td>
<td></td>
<td>ms</td>
</tr>
</tbody>
</table>

**RESET**

| FB Threshold for RESET Rising    | $V_{FB-OKR}$     | $V_{FB}$ rising                                                            | 93   | 95   | 97   | %     |
| FB Threshold for RESET Falling  | $V_{FB-OKF}$     | $V_{FB}$ falling                                                           | 90   | 92   | 94   | %     |
| RESET Delay after FB Reaches 95% Regulation |                  |                                                                            | 2.1  |      |      | ms    |
| RESET Output Level Low          | $I_{RESET} = 1mA$ |                                                                            | 0.23 |      |      | V     |
| RESET Output Leakage Current    | $V_{FB} = 1.01 \times V_{FB-REG}, T_A = +25°C$                          | 1    |      |      | µA    |

**MODE**

| MODE PFM Threshold             | $V_{MODE-PFM}$   |                                                                            | 1    | 1.22 | 1.44 | V     |
| MODE Hysteresis                | $V_{MODE-HYS}$   |                                                                            | 0.19 |      |      | V     |
| MODE Internal Pullup Resistor  |                  | $V_{MODE} = \text{unconnected (MAX17552)}$                                | 235  |      |      | kΩ    |
|                                  |                  | $V_{MODE} = \text{unconnected (MAX17552A)}$                              | 123  |      |      | kΩ    |
|                                  |                  | $V_{MODE} = \text{GND}$                                                 | 1390 |      |      | kΩ    |

**THERMAL SHUTDOWN**

| Thermal-Shutdown Threshold      |                  | Temperature rising                                                        | 160  |      |      | °C    |
| Thermal-Shutdown Hysteresis     |                  |                                                                            | 20   |      |      | °C    |

**Note 2:** Limits are 100% tested at $T_A = +25°C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.

**Note 3:** Actual $I_{Q-PFM}$ in the application circuit is higher due to additional current in the output voltage feedback resistor divider. For example, $I_{Q-PFM} (\text{MODE = unconnected}) = 26\mu A$ for Figure 6, $22\mu A$ for Figure 7, and $78\mu A$ for Figure 11.
Typical Operating Characteristics

\( V_{\text{IN}} = 24\,\text{V}, \quad V_{\text{GND}} = 0\,\text{V}, \quad V_{\text{OUT}} = 3.3\,\text{V}, \quad V_{\text{EN/UVLO}} = 1.5\,\text{V}, \quad R_{\text{T/SYNC}} = 191\,\text{k}\,\Omega, \quad C_{\text{IN}} = 1\,\mu\text{F}, \quad T_{\text{A}} = +25^\circ\text{C} \) unless otherwise noted.)

**FIGURE 6 APPLICATION CIRCUIT, PFM MODE**

\( V_{\text{OUT}} = 5\,\text{V} \)

\( f_{\text{SW}} = 220\,\text{kHz} \) (\( R_{\text{RT}} = 191\,\text{k}\) )

**FIGURE 7 APPLICATION CIRCUIT, PFM MODE**

\( V_{\text{OUT}} = 3.3\,\text{V} \)

\( f_{\text{SW}} = 220\,\text{kHz} \) (\( R_{\text{RT}} = 191\,\text{k}\) )

**FIGURE 6A APPLICATION CIRCUIT, PWM MODE**

\( V_{\text{OUT}} = 5\,\text{V} \)

\( f_{\text{SW}} = 220\,\text{kHz} \) (\( R_{\text{RT}} = 191\,\text{k}\) )

**FIGURE 6A APPLICATION CIRCUIT, PWM MODE**

\( V_{\text{OUT}} = 3.3\,\text{V} \)

\( f_{\text{SW}} = 220\,\text{kHz} \) (\( R_{\text{RT}} = 191\,\text{k}\) )

60V, 100mA, Ultra-Small, High-Efficiency Synchronous Step-Down DC-DC Converter

With 22µA No-Load Supply Current
Typical Operating Characteristics (continued)

\( V_{\text{IN}} = 24\text{V}, V_{\text{GND}} = 0\text{V}, V_{\text{OUT}} = 3.3\text{V}, V_{\text{EN/UVLO}} = 1.5\text{V}, RT/\text{SYNC} = 191\text{k}\Omega, C_{\text{IN}} = 1\mu\text{F}, T_{\text{A}} = +25^\circ\text{C unless otherwise noted.} \)
Typical Operating Characteristics (continued)

($V_{IN} = 24V, V_{GND} = 0V, V_{OUT} = 3.3V, V_{EN/UVLO} = 1.5V, RT/SYNC = 191k\Omega, C_{IN} = 1\mu F, T_A = +25°C$ unless otherwise noted.)
Typical Operating Characteristics (continued)

\( V_{IN} = 24V, V_{GND} = 0V, V_{OUT} = 3.3V, V_{EN/UVLO} = 1.5V, R_{T/SYNC} = 191k\Omega, C_{IN} = 1\mu F, T_{A} = +25^\circ C \) unless otherwise noted.

**Typical Operating Characteristics (continued)**

- **Switch Current Limit vs. Temperature**
- **En/UVLO Threshold Voltage vs. Temperature**
- **Switching Frequency vs. Temperature**
- **Reset Threshold vs. Temperature**
- **Load Transient Response, PFM Mode (Load Current Stepped From 5mA to 50mA)**
- **Load Transient Response, PWM Mode (Load Current Stepped From No-Load to 50mA)**

---

**MAX17552/MAX17552A**

**60V, 100mA, Ultra-Small, High-Efficiency Synchronous Step-Down DC-DC Converter with 22\( \mu \)A No-Load Supply Current**

www.maximintegrated.com
Typical Operating Characteristics (continued)

\( V_{IN} = 24\,V, \quad V_{GND} = 0\,V, \quad V_{OUT} = 3.3\,V, \quad V_{EN/UVLO} = 1.5\,V, \quad R_{T/SYNC} = 191\,k\Omega, \quad C_{IN} = 1\,\mu F, \quad T_{A} = +25^\circ C \) unless otherwise noted.

**LOAD TRANSIENT RESPONSE**

PWM MODE (LOAD CURRENT STEPPED FROM NO-LOAD TO 50mA)

**SWITCHING WAVEFORMS**

(PFM MODE)

**FULL LOAD-SWITCHING WAVEFORMS**

(PWM OR PFM MODE)

**NO LOAD SWITCHING WAVEFORMS**

(PWM MODE)

**SOFT START**

**SOFT START**

**SHUTDOWN WITH ENABLE**

**EXTERNAL SYNCHRONIZATION WITH 300kHz CLOCK FREQUENCY**

Maxim Integrated

www.maximintegrated.com
MAX17552/MAX17552A 60V, 100mA, Ultra-Small, High-Efficiency Synchronous Step-Down DC-DC Converter with 22µA No-Load Supply Current

Typical Operating Characteristics (continued)
($V_{IN} = 24V$, $V_{GND} = 0V$, $V_{OUT} = 3.3V$, $V_{EN/UVLO} = 1.5V$, $RT/SYNC = 191k\Omega$, $C_{IN} = 1\mu F$, $T_A = +25°C$ unless otherwise noted.)

---

**OVERLOAD PROTECTION (MAX17552)**

Figure 6: Application Circuit

**OVERLOAD PROTECTION (MAX17552A)**

Figure 7: Application Circuit

---

**BODE PLOT**

Figure 6: Application Circuit

**BODE PLOT**

Figure 7: Application Circuit

---

**CONDUCTED EMI CURVE**

(5V OUTPUT, 100mA LOAD CURRENT)

**RADIATED EMI CURVE**

(5V OUTPUT, 100mA LOAD CURRENT)

---

www.maximintegrated.com Maxim Integrated | 11
Pin Configuration

LX GND MODE RESET VOUT
10 9 8 7 6

IN EN/UVLO
RT/SYNC SS FB

TDFN
3mm x 2mm

Pin Description

<table>
<thead>
<tr>
<th>PIN</th>
<th>NAME</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>IN</td>
<td>Switching Regulator Input. Connect a X7R 1µF ceramic capacitor from IN to GND for bypassing.</td>
</tr>
<tr>
<td>2</td>
<td>EN/UVLO</td>
<td>Active-High, Enable/Undervoltage-Detection Input. Pull EN/UVLO to GND to disable the regulator output. Connect EN/UVLO to IN for always-on operation. Connect a resistor-divider between IN, EN/UVLO, and GND to program the input voltage at which the device is enabled and turns on.</td>
</tr>
<tr>
<td>3</td>
<td>RT/SYNC</td>
<td>Oscillator Timing Resistor Input. Connect a resistor from RT/SYNC to GND to program the switching frequency from 100kHz to 2.2MHz. See the Switching Frequency (RT/SYNC) section for details. An external pulse can be applied to RT/SYNC through a coupling capacitor to synchronize the internal clock to the external pulse frequency. See the External Synchronization section for details.</td>
</tr>
<tr>
<td>4</td>
<td>SS</td>
<td>Soft-Start Capacitor Input. Connect a capacitor from SS to GND to set the soft-start time. Leave SS unconnected for default 5.1ms internal soft-start.</td>
</tr>
<tr>
<td>5</td>
<td>FB</td>
<td>Output Feedback Connection. Connect FB to a resistor-divider between VOUT and GND to set the output voltage. See the Adjusting the Output Voltage section for details.</td>
</tr>
<tr>
<td>6</td>
<td>VOUT</td>
<td>External Bias Input for Internal Control Circuitry. Decouple to GND with a 0.22µF capacitor and connect to output capacitor positive terminal with a 22.1Ω resistor for applications with an output voltage from 3.3V to 5V. Connect to GND for output voltages &lt; 3.3V and &gt; 5V. See the External Bias section for details.</td>
</tr>
<tr>
<td>7</td>
<td>RESET</td>
<td>Open-Drain Reset Output. Pull up RESET to an external power supply with an external resistor. RESET pulls low if FB voltage drops below 92% of its set value. RESET goes high impedance 2ms after FB voltage rises above 95% of its set value.</td>
</tr>
<tr>
<td>8</td>
<td>MODE</td>
<td>PFM/PWM Mode-Selection Input. Connect MODE to GND to enable the fixed-frequency PWM operation. Leave MODE unconnected for light-load PFM operation.</td>
</tr>
<tr>
<td>9</td>
<td>GND</td>
<td>Ground. Connect GND to the power ground plane. Connect all the circuit ground connections together at a single point. See the PCB Layout Guidelines section.</td>
</tr>
<tr>
<td>10</td>
<td>LX</td>
<td>Inductor Connection. Connect LX to the switching side of the inductor. LX is high impedance when the device is in shutdown.</td>
</tr>
<tr>
<td></td>
<td>EP</td>
<td>Exposed Pad (TDFN Only). Connect to the GND pin to the IC.</td>
</tr>
</tbody>
</table>
Detailed Description

The MAX17552/MAX17552A high-efficiency, high-voltage, synchronous step-down DC-DC converters with integrated MOSFETs operate over a 4V to 60V input voltage range. The converter can deliver output current up to 100mA at output voltages of 0.8V to 0.9 x V_IN. The output voltage is accurate to within ±1.75% over -40°C to +125°C. The converter consumes only 22µA of supply current in PFM mode while regulating the output voltage at no load.

The devices use an internally compensated, peak-current-mode control architecture (see the Block Diagram). On the rising edge of the internal clock, the high-side pMOSFET turns on. An internal error amplifier compares the feedback voltage to a fixed internal reference voltage and generates an error voltage. The error voltage is compared to a sum of the current-sense voltage and a slope-compensation voltage by a PWM comparator to set the “on-time.” During the on-time of the pMOSFET, the inductor current ramps up. For the remainder of the switching period (off-time), the pMOSFET is kept off and the low-side nMOSFET turns on. During the off-time, the inductor releases the stored energy as the inductor current ramps down, providing current to the output. Under overload conditions, cycle-by-cycle current-limit feature limits inductor peak current by turning off the high-side pMOSFET and turning on the low-side nMOSFET.

Mode Selection (MODE)
The devices feature a MODE pin for selecting either forced-PWM or PFM mode of operation. If the MODE pin is left unconnected, the devices operate in PFM mode at light loads. If the MODE pin is grounded, the devices operate in a constant-frequency forced-PWM mode at all loads. Mode of operation can be changed on-the-fly during normal operation of the device.

In PWM mode, the inductor current is allowed to go negative. PWM operation is useful in frequency-sensitive applications and provides fixed switching frequency at all loads. However, the PWM mode of operation gives lower efficiency at light loads compared to PFM mode of operation.

PFM mode disables negative inductor current and additionally skips pulses at light loads for high efficiency. In PFM mode, the inductor current is forced to a fixed peak of 72mA (typ) (\(I_{PFM}\)) every clock cycle until the output rises to 102% (typ) of the nominal voltage. Once the output reaches 102% (typ) of the nominal voltage, both high-side and low-side FETs are turned off and the device enters hibernate operation until the load discharges the output to 101% (typ) of the nominal voltage. Most of the internal blocks are turned off in hibernate operation to save quiescent current. After the output falls below 101% (typ) of the nominal voltage, the devices come out of hibernate operation, turns on all internal blocks, and again commences the process of delivering pulses of energy to the output until it reaches 102% (typ) of the nominal output voltage. The devices naturally exit PFM mode when the load current increases to a magnitude of approximately:

\[
I_{PFM} \cdot (\Delta I/2)
\]

where \(\Delta I\) is the peak-peak ripple current in the output inductor. The part enters PFM mode again if the load current reduces to approximately \((\Delta I/2)\). See the Inductor Selection section for details. The advantage of the PFM mode is higher efficiency at light loads because of lower current drawn from the supply.

Enable Input (EN/UVLO) and Soft-Start (SS)

When EN/UVLO voltage increases above 1.25V (typ), the devices initiate a soft-start sequence and the duration of the soft-start depends on the status of the SS pin voltage at the time of power-up. If the SS pin is not connected, the devices use a fixed 5ms internal soft-start to ramp up the internal error-amplifier reference. If a capacitor is connected from SS to GND, a 5μA current source charges the capacitor and ramps up the SS pin voltage. The SS pin voltage is used as reference for the internal error amplifier. Such a reference ramp up allows the output voltage to increase monotonically from zero to the final set value independent of the load current.

EN/UVLO can be used as an input voltage UVLO-adjustment input. An external voltage-divider between IN and EN/UVLO to GND adjusts the input voltage at which the device turns on or turns off. See the Setting the Input Undervoltage-Lockout Level section for details. If input UVLO programming is not desired, connect EN/UVLO to IN (see the Electrical Characteristics table for EN/UVLO rising and falling-threshold voltages). Driving EN/UVLO low disables both power MOSFETs, as well as other internal circuitry, and reduces IN quiescent current to below 1.2μA. The SS capacitor is discharged with an internal pulldown resistor when EN/UVLO is low. If the EN/UVLO pin is driven from an external signal source, a series resistance of minimum 1kΩ is recommended to be placed between the signal source output and the EN/UVLO pin, to reduce voltage ringing on the line.
Switching Frequency (RT/SYNC)
Switching frequency of the devices can be programmed from 100kHz to 2.2MHz by using a resistor connected from RT/SYNC to GND. The switching frequency ($f_{SW}$) is related to the resistor connected at the RT/SYNC pin ($R_T$) by the following equation, where $R_T$ is in kΩ and $f_{SW}$ is in kHz:

$$R_T = \frac{42000}{f_{SW}}$$

The switching frequency in ranges of 130kHz to 160kHz and 230kHz to 280kHz are not allowed for user programming to ensure proper configuration of the internal adaptive-loop compensation scheme.

External Synchronization
The RT/SYNC pin can be used to synchronize the device’s internal oscillator to an external system clock. The external clock should be coupled to the RT/SYNC pin through a 47pF capacitor, as shown in Figure 1. The external clock logic high level should be higher than 3V, logic low level lower than 0.5V and the duty cycle of the external clock should be in the range of 10% to 70%. External clock synchronization is allowed only in PWM mode of operation (MODE pin connected to GND). The RT resistor should be selected to set the switching frequency 10% lower than the external clock frequency. The external clock should be applied at least 500μs after enabling the device, for proper configuration of the internal loop compensation.

Figure 1. Synchronization to an External Clock

External Bias ($V_{OUT}$)
The devices provide a $V_{OUT}$ pin to power the internal blocks from a low-voltage supply. When the $V_{OUT}$ pin voltage exceeds 3.1V, the devices draw switching and quiescent current from this pin to improve the converter’s efficiency. In applications with an output voltage setting from 3.3V to 5V, $V_{OUT}$ should be decoupled to GND with a ceramic capacitor, and should be connected to the positive terminal of the output capacitor with a resistor (R4, C1) as shown in the typical application circuits. In the absence of R4 and C1, the absolute maximum rating of $V_{OUT}$ (-0.3V) can be exceeded under short-circuit conditions, due to oscillations between the ceramic output capacitor and the inductance of the short-circuit path. In general, parasitic board or wiring inductance should be minimized and the output voltage waveform under short circuit operation should be verified to ensure that the absolute maximum rating of $V_{OUT}$ is not exceeded. For applications with an output voltage setting less than 3.3V or greater than 5V, $V_{OUT}$ should be connected to GND.

Reset Output (RESET)
The devices include an open-drain RESET output to monitor output voltage. RESET should be pulled up with an external resistor to the desired external power supply. RESET goes high impedance 2ms after the output rises above 95% of its nominal set value and pulls low when the output voltage falls below 92% of the set nominal output voltage.

Startup Into a Prebiased Output
The devices support monotonic startup into a prebiased output. When the device starts into a prebiased output, both the high-side and low-side switches are turned off so that the converter does not sink current from the output. High-side and low-side switches do not start switching until the PWM comparator commands the first PWM pulse, at which point switching commences. The output voltage is then smoothly ramped up to the target value in alignment with the internal reference. Such a feature is useful in applications where digital integrated circuits with multiple rails are powered.

Operating Input Voltage Range
The maximum operating input voltage is determined by the minimum controllable on-time, and the minimum operating input voltage is determined by the maximum duty cycle and circuit voltage drops. The minimum and maximum operating input voltages for a given output voltage should be calculated as follows:
Applications Information

Inductor Selection

A low-loss inductor having the lowest possible DC resistance that fits in the allotted dimensions should be selected. Calculate the required inductance from the equation:

\[ L = \frac{10000 \times V_{OUT}}{f_{SW}} \]

where \( L \) is inductance in \( \mu \text{H} \), \( V_{OUT} \) is output voltage and \( f_{SW} \) is the switching frequency in kHz.

Calculate the peak-peak ripple current (\( \Delta I \)) in the output inductor from the equation:

\[ \Delta I = \frac{1000 \times V_{OUT} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}{f_{SW} \times L} \]

where \( L \) is inductance in \( \mu \text{H} \), \( V_{OUT} \) is output voltage, \( V_{IN} \) is input voltage and \( f_{SW} \) is the switching frequency in kHz.

The saturation current rating of the inductor must exceed the maximum current-limit value (\( I_{PEAK\text{-}LIMIT} \)). The saturation current rating should be the maximum of either 0.235A or the value from the equation:

\[ I_{SAT} = 0.15 + \frac{V_{IN\text{MAX}} \times t_{ON\text{-MIN}}}{L} \]

where \( L \) is inductance in \( \text{H} \), \( V_{IN\text{MAX}} \) is maximum input voltage and \( t_{ON\text{-MIN}} \) is worst-case minimum on-time (128ns).

Once the \( L \) value is known, the next step is to select the right core material. Ferrite and powdered iron are commonly available core materials. Ferrite cores have low core losses and are preferred for high-efficiency designs. Powdered iron cores have more core losses and are relatively cheaper than ferrite cores.

Input Capacitor Selection

Small ceramic input capacitors are recommended for the IC. The input capacitor reduces peak current drawn from the power source and reduces noise and voltage ripple on the input caused by the switching circuitry. A minimum of 1µF, X7R-grade capacitor in a package larger than 0805 is recommended for the input capacitor of the IC to keep the input-voltage ripple under 2% of the minimum input voltage, and to meet the maximum ripple-current requirements.
Output Capacitor Selection
Small ceramic X7R-grade output capacitors are recommended for the devices. The output capacitor has two functions. It stores sufficient energy to support the output voltage under load transient conditions and stabilizes the device’s internal control loop. Usually the output capacitor is sized to support a step load of 50% of the maximum output current in the application, such that the output-voltage deviation is less than 3%. Calculate the minimum required output capacitance from the following equations:

\[
t_{SS} > 0.05 \times C_{OUT} \times V_{OUT}
\]

where \( t_{SS} \) is in milliseconds and \( C_{OUT} \) is in \( \mu F \).

Soft-start time \( (t_{SS}) \) is related to the capacitor connected at SS \( (C_{SS}) \) by the following equation:

\[
C_{SS} = 6.25 \times t_{SS}
\]

where \( t_{SS} \) is in milliseconds and \( C_{SS} \) is in nanofarads.

Soft-Start Capacitor Selection
The devices offer a 5.1ms internal soft-start when the SS pin is left unconnected. When adjustable soft-start time is required, connect a capacitor from SS to GND to program the soft-start time. The minimum soft-start time is related to the output capacitance \( (C_{OUT}) \) and the output voltage \( (V_{OUT}) \) by the following equation:

\[
t_{SS} > 0.05 \times C_{OUT} \times V_{OUT}
\]

where \( t_{SS} \) is in milliseconds and \( C_{OUT} \) is in \( \mu F \).

Setting the Input Undervoltage-Lockout Level
The devices offer an adjustable input undervoltage-lockout level. Set the voltage at which the device turns on with a resistive voltage-divider connected from IN to GND (see Figure 2). Connect the center node of the divider to EN/UVLO.

Choose \( R1 \) to be 3.3MΩ max and then calculate \( R2 \) as follows:

\[
R2 = \frac{R1 \times 1.25}{(V_{INU} - 1.25)}
\]

where \( V_{INU} \) is the voltage at which the device is required to turn on.

If the EN/UVLO pin is driven from an external signal source, a series resistance of minimum 1kΩ is recommended to be placed between the signal source output and the EN/UVLO pin to reduce voltage ringing on the line.
Adjusting the Output Voltage

The output voltage can be programmed from 0.8V to 0.9V x V\textsubscript{IN}. Set the output voltage by connecting a resistor-divider from output to FB to GND (see Figure 3). Choose R2 in the range of 25k\Omega to 100k\Omega and calculate R1 with the following equation:

\[
R1 = R2 \times \left[ \frac{V\text{OUT}}{0.8} - 1 \right]
\]

Transient Protection

In applications where fast line transients or oscillations with a slew rate in excess of 15V/\mu s are expected during power-up or steady-state operation, the MAX17552/\textsubscript{A} should be protected with a series resistor that forms a lowpass filter with the input ceramic capacitor (Figure 4). These transients can occur in conditions such as hot-plugging from a low-impedance source or due to inductive load switching and surges on the supply lines.

Power Dissipation

At a particular operating condition, the power losses that lead to temperature rise of the device are estimated as follows:

\[
P\text{LOSS} = \left( P\text{OUT} \times \frac{1}{\eta} - 1 \right) - (I\text{OUT}^2 \times R\text{DCR})
\]

\[
P\text{OUT} = V\text{OUT} \times I\text{OUT}
\]

where \(P\text{OUT}\) is the output power, \(\eta\) is the efficiency of power conversion, and \(R\text{DCR}\) is the DC resistance of the output inductor. See the Typical Operating Characteristics for the power-conversion efficiency or measure the efficiency to determine the total power dissipation.

The junction temperature \((T_J)\) of the device can be estimated at any ambient temperature \((T_A)\) from the following equation:

\[
T_J = T_A + (\theta_JA \times P\text{LOSS})
\]

where \(\theta_JA\) is the junction-to-ambient thermal impedance of the package.

Junction temperature greater than +125°C degrades operating lifetimes.

PCB Layout Guidelines

Careful PCB layout (Figure 5) is critical to achieve clean and stable operation. The switching power stage requires particular attention. Follow these guidelines for good PCB layout:

- Place the input ceramic capacitor as close as possible to \(V\text{IN}\) and GND pins
- Minimize the area formed by the LX pin and inductor connection to reduce the radiated EMI
- Ensure that all feedback connections are short and direct
- Route high-speed switching node (LX) away from the signal pins

For a sample PCB layout that ensures the first-pass success, refer to the MAX17552/MAX17552\textsubscript{A} evaluation kit data sheet.
Figure 5. Layout Guidelines
MAX17552/MAX17552A  60V, 100mA, Ultra-Small, High-Efficiency Synchronous Step-Down DC-DC Converter with 22µA No-Load Supply Current

Typical Application Circuits

**Figure 6. High-Efficiency 5V, 100mA Regulator**

**Figure 7. High-Efficiency 3.3V, 100mA Regulator**

**Figure 8. Small Footprint 5V, 100mA Regulator**
Typical Application Circuits (continued)

Figure 9. Small Footprint 3.3V, 100mA Regulator

Figure 10. Small Footprint 1.8V, 100mA Regulator

Figure 11. Small Footprint 12V, 100mA Step-Down Regulator
MAX17552/MAX17552A 60V, 100mA, Ultra-Small, High-Efficiency Synchronous Step-Down DC-DC Converter with 22µA No-Load Supply Current

Ordering Information

<table>
<thead>
<tr>
<th>PART</th>
<th>TEMP RANGE</th>
<th>PIN-PACKAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAX17552ATB+</td>
<td>-40°C to +125°C</td>
<td>10 TDFN-EP*</td>
</tr>
<tr>
<td>MAX17552AUB+</td>
<td>-40°C to +125°C</td>
<td>10 μMAX</td>
</tr>
<tr>
<td>MAX17552AATB+</td>
<td>-40°C to +125°C</td>
<td>10 TDFN-EP*</td>
</tr>
<tr>
<td>MAX17552AAUB+</td>
<td>-40°C to +125°C</td>
<td>10 μMAX</td>
</tr>
</tbody>
</table>

*Denotes a lead(Pb)-free/RoHS-compliant package.  
*EP = Exposed pad.

Chip Information

PROCESS: BiCMOS
Revision History

<table>
<thead>
<tr>
<th>REVISION NUMBER</th>
<th>REVISION DATE</th>
<th>DESCRIPTION</th>
<th>PAGES CHANGED</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>2/14</td>
<td>Initial release</td>
<td>—</td>
</tr>
<tr>
<td>1</td>
<td>6/14</td>
<td>Added statement regarding EN/UVLO connection</td>
<td>11</td>
</tr>
<tr>
<td>2</td>
<td>2/15</td>
<td>Updating to include MAX17552A</td>
<td>1-20</td>
</tr>
<tr>
<td>3</td>
<td>6/15</td>
<td>Included small solution-size TOCs in Typical Operating Characteristics section and updated Typical Application Circuit diagrams</td>
<td>2, 6–10, 19, 20</td>
</tr>
<tr>
<td>4</td>
<td>9/17</td>
<td>Updated Features and Benefits, Mode Selection (MODE), Setting the Input Undervoltage-Lockout Level, and Power Dissipation sections. Updated the Electrical Characteristics table global characteristics. Inserted new Note 1 and updated Absolute Maximum Ratings, and added TOC50 and TOC51.</td>
<td>1, 3–5, 11, 14, 17–18</td>
</tr>
<tr>
<td>5</td>
<td>8/18</td>
<td>Updated the Mode Selection (MODE) section.</td>
<td>14</td>
</tr>
</tbody>
</table>

For pricing, delivery, and ordering information, please visit Maxim Integrated’s online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.