



General Description

The MAX14548E/MAX14548AE 16-channel, bidirectional level translators (LLTs) provide the level shifting necessary for 100Mbps data transfer in multivoltage systems. Externally applied voltages, VCC and VL, set the logic levels on either side of the device. Logic signals present on the V_I side of the device appear as a high-voltage logic signal on the VCC side of the device and vice versa.

The devices feature a programming frequency input (PF) that adjusts the one-shot accelerator on-time to guarantee a bit rate of 100Mbps with a load capacitance < 15pF and $V_L > 1.1V$ (MAX14548E) or $V_L > 1.4V$ (MAX14548AE) when driven low. The MAX14548E can drive capacitive loads up to 50pF with a guaranteed bit rate of 40Mbps when $V_L \ge 1.1V$ and PF is driven high. The MAX14548AE can drive capacitive loads up to 50pF with a guaranteed bit rate of 40Mbps when $V_1 \ge 1.1V$ and PF is driven high.

The device operate at full speed with external drivers that source as low as 4mA output current. Each I/O channel is pulled up to VCC or VL by an internal 35µA current source, allowing both devices to be driven by either push-pull or open-drain drivers.

The devices feature multiple power-saving features including an enable input (EN) that places the device into a low-power shutdown mode when driven low and an automatic shutdown mode that disables the part when VCC is less than VL. The MAX14548AE output driver is designed to operate at full speed (100Mbps) with $V_L > 1.4V$, which reduces the dynamic supply current vs. the MAX14548E. The state of I/O VCC_and I/O VL_are in high-impedance state during shutdown.

The devices operate with VCC voltages from +1.7V to +3.6V and V_L voltages from +1.1V to +3.6V, making them ideal for data transfer between low-voltage ASICs/ PLDs and higher voltage systems. The devices are available in a 40-bump WLP (2.16mm x 3.46mm) package with 0.4mm ball pitch, and operate over the extended -40°C to +85°C temperature range.

Features

- ♦ Bidirectional Level Translation
- ♦ 100Mbps Guaranteed Data Rate
- ♦ +1.7V to +3.6V Supply Voltage Range for Vcc
- +1.1V to +3.6V Supply Voltage Range for VL (VCC > VL)
- → -40°C to +85°C Extended Operating Temperature Range

Applications

CMOS Logic-Level Translation

Low-Voltage ASIC Level Translation

Smart Card Readers

Portable Communication Devices

Cell Phones

GPS

Telecommunications Equipment

Typical Operating Circuit appears at end of data sheet.

Ordering Information/Selector Guide

PART PACKAG		BIT RATE (PF = LOW) LOAD CAPACITANCE < 15pF (Mbps)	BIT RATE (PF = HIGH) LOAD CAPACITANCE < 50pF (Mbps)	LOW DYNAMIC SUPPLY CURRENT	
MAX14548EEWL+	40 WLP	100	40	_	
MAX14548AEEWL+	40 WLP	100	40	Yes (V _L > 1.1V)	

Note: All devices operate over the -40°C to +85°C operating temperature range.

+Denotes a lead(Pb)-free/RoHS-compliant package.

MIXIM

ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND.)	
VCC, VL, EN, PF	0.3V to +4V
I/O VCC	0.3V to (VCC + 0.3V)
I/O VL	0.3V to (V _L + 0.3V)
Short-Circuit Duration I/O VL_,	
I/O Vcc_ to GND	Continuous
Continuous Power Dissipation (TA =	: +70°C)
40-Bump WLP (derate 17.2mW/°C	C above +70°C) 1379mW

Junction-to-Ambient Thermal Resistance (θ JA)	
(Note 1)	58°C/W
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature	+150°C
Soldering Temperature (reflow)	+260°C

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to **www.maxim-ic.com/thermal-tutorial**.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(VCC = +1.7V \text{ to } +3.6V, VL = +1.1V \text{ to } +3.6V, VCC > VL, EN = VL, CVCC = 1\mu\text{F}, CVL = 1\mu\text{F}, TA = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, unless otherwise noted. Typical values are at VCC = +2.8V, VL = +1.8V and $TA = +25^{\circ}\text{C}$.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITI	ONS	MIN	TYP	MAX	UNITS
POWER SUPPLIES							
V _L Supply Range	VL			1.1		3.6	V
VCC Supply Range	Vcc			1.7		3.6	V
Supply Current from V _{CC}	lavcc	I/O VCC_ = VCC, I/O V	= VL			40	μΑ
Supply Current from V _L	IQVL	I/O VCC_ = VCC, I/O V	= VL			20	μΑ
V _{CC} Shutdown Supply Current	ISHDN-VCC	$T_A = +25^{\circ}C$, $EN = GN$ I/O pins	ID, unconnected		0.1	1	μA
VL Shutdown Mode Supply		$T_A = +25$ °C, $EN = GN$ I/O pins	ID, unconnected		0.1	1	_
Current	ISHDN-VL	T _A = +25°C, EN = V _L , unconnected I/O pins			0.1	2	μA
Dynamia Supply Current	One I/O switching at 25MHz; all other I/O		MAX14548E		2.9		mA
Dynamic Supply Current	ΙD	connected to V _{CC} or V _L ; C _{LOAD} = 0pF	MAX14548AE		2.6		THA
I/O V _{CC_} , I/O V _{L_} Three-State Leakage Current	ILEAK	T _A = +25°C, EN = GN	ID		0.1	6	μΑ
EN, PF Input Leakage Current	ILEAK_EN_PF	T _A = +25°C				1	μΑ
V _L Shutdown Threshold	VTH_VL				0.3		V
V _L - V _{CC} Shutdown Threshold High	V _{TH} _H	V _{CC} rising (V _L = 3.6V)	(Note 4)	0.05	0.3	0.65	V
V _L - V _{CC} Shutdown Threshold Low	VTH_L	V _{CC} falling (V _L = 3.6V	(Note 4)	0.2	0.52	0.85	V
I/O V _{L_} Pullup Current	IVL_PU_	VL_PU_		10		125	μA
I/O V _{CC} _ Pullup Current	IVCC_PU_	I/O V _{CC} _ = GND, I/O V _L _ = GND		15		90	μΑ
I/O VL_ to I/O VCC_ DC Resistance	RIOVL_IOVCC	(Note 5)			3		kΩ

ELECTRICAL CHARACTERISTICS (continued)

 $(VCC = +1.7V \text{ to } +3.6V, VL = +1.1V \text{ to } +3.6V, VCC > VL, EN = VL, CVCC = 1\mu\text{F}, CVL = 1\mu\text{F}, TA = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at VCC = +2.8V, VL = +1.8V and $TA = +25^{\circ}\text{C}.)$ (Notes 2, 3)

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS	
ESD PROTECTION				•				
I/O Vcc_, I/O VL_		Human Body Model,	Unpowered device		±12		kV	
1/0 VCC_, 1/0 VL_		$C_{VCC} = 1\mu F,$ $C_{VL} = 1\mu F$	Powered device		±5		NV	
All Other Pins					±2		kV	
LOGIC LEVELS								
I/O V _{L_} Input-Voltage High Threshold	VIHL	(Note 6)		V _L - 0.2			V	
I/O V _L Input-Voltage Low Threshold	VILL	(Note 6)				0.15	V	
I/O V _{CC} _ Input-Voltage High Threshold	VIHC	(Note 6)		VCC - 0.4			V	
I/O V _{CC} _ Input-Voltage Low Threshold	VILC	(Note 6)				0.2	V	
EN, PF Input-Voltage High	VIH	1.1V < V _L < 1.3V		V _L - 0.25			.,	
Threshold	VIH	V _L = 1.8V		VL - 0.4			V	
EN, PF Input-Voltage Low Threshold	VIL	$1.1V < V_L < 1.3V$ $V_L = 1.8V$				0.4	V	
I/O V _{L_} Output-Voltage High	Vohl	I/O VL_ source cu	rrent = 10µA	4/5 x VL			V	
I/O V _{L_} Output-Voltage Low, Drop to GND	Voll	I/O V _L sink currel	nt = 20µA,			1/3 x VL	V	
I/O VCC_ Output-Voltage High	Vohc	I/O V _{CC} _ source o	current = 10µA	4/5 x VCC			V	
I/O V _{CC} _ Output-Voltage Low, Drop to GND	Volc	I/O V _{CC} _ sink curr I/O V _L _ < 0.05V	rent = 20µA,			1/3 x VCC	V	
RISE/FALL TIME ACCELERAT	OR STAGE							
		PF = low	On rising edge		2.65		ne	
Accelerator Pulse Duration		1 1 — 10W	On falling edge		2.5		ns	
, isosiorator i also Daration		PF = high	On rising edge		4		ns	
			On falling edge		3.7			
V _L Output Accelerator Source		V _L = 1.62V			7		Ω	
Impedance			VL = 3.2V		4.43 14.2			
VCC Output Accelerator Source Impedance		V _{CC} = 2.2V V _{CC} = 3.6V			11.2		Ω	
V _L Output Accelerator Sink		$V_L = 1.62V$			15.3		Ω	
Impedance		V _L = 3.2V			15.3			
VCC Output Accelerator Sink		V _{CC} = 2.2V			20.3			
Impedance		V _{CC} = 3.6V			19.5		Ω	

HIGH-SPEED TIMING CHARACTERISTICS—MAX14548E

 $(V_{CC} = +1.7V \text{ to } +3.6V, V_L = +1.1V \text{ to } +3.6V, V_{CC} > V_L, \text{ EN} = V_L, \text{ PF} = \text{low}, C_{VCC} = 1\mu\text{F}, C_{VL} = 1\mu\text{F}, C_{IOVL} \leq 15\text{pF}, C_{IOVCC} \leq 15\text{p$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
I/O VCC_ Rise Time	trvcc	Input rise time < 2ns, Figure 1			2	ns
I/O V _{CC} _ Fall Time	tFVCC	Input fall time < 2ns, Figure 1			2	ns
I/O VL_ Rise Time	tRVL	Input rise time < 2ns, Figure 2			2	ns
I/O V _{L_} Fall Time	tFVL	Input fall time < 2ns, Figure 2			2	ns
Propagation Delay (Driving I/O VL_)	tpvL-vcc	Input rise time < 2ns, Figure 1		2.75		ns
Propagation Delay (Driving I/O VCC_)	tpvcc-vl	Input rise time < 2ns, Figure 2		2.26		ns
Channel-to-Channel Skew	tskew	Input rise time/fall time < 2ns		0.2		ns
Propagation Delay from I/O V _L to I/O V _{CC} After EN	tEN-VCC	$R_{LOAD} = 1M\Omega$, Figure 3		27		μs
Propagation Delay from I/O V _{CC} to I/O V _L After EN	tEN-VL	$R_{LOAD} = 1M\Omega$, Figure 3		0.05		μs
Maximum Data Rate		Push-pull operation	100			Mbps
Maximum Data Rate		Open-drain operation	0.3			IVIDOS

HIGH-SPEED TIMING CHARACTERISTICS—MAX14548AE

 $(V_{CC} = +1.7V \text{ to } +3.6V, V_L = +1.4V \text{ to } +3.6V, V_{CC} > V_L, EN = V_L, PF = low, C_{VCC} = 1\mu F, C_{VL} = 1\mu F, C_{IOVL} \le 15 pF, C_{IOVCC} \le 15 pF, T_A = -40 °C \text{ to } +85 °C, unless otherwise noted. Typical values are at V_{CC} = +2.8V, V_L = +1.8V \text{ and } T_A = +25 °C.) (Notes 2, 3)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
I/O Vcc_ Rise Time	trvcc	Input rise time < 2ns, Figure 1			2	ns
I/O V _{CC} _Fall Time	tFVCC	Input fall time < 2ns, Figure 1			2	ns
I/O V _{L_} Rise Time	t _{RVL}	Input rise time < 2ns, Figure 2			2	ns
I/O V _{L_} Fall Time	t _{FVL}	Input rise time < 2ns, Figure 2			2	ns
Propagation Delay (Driving I/O V _{L_})	tPVL-VCC	Input rise time < 2ns, Figure 1		2.75		ns
Propagation Delay (Driving I/O V _{CC} _)	tpvcc-vl	Input rise time < 2ns, Figure 2		2.26		ns
Channel-to-Channel Skew	tskew	Input rise time/fall time < 2ns		0.2		ns
Propagation Delay from I/O V _L to I/O V _{CC} After EN	tEN-VCC	$R_{LOAD} = 1M\Omega$, Figure 3		27		μs
Propagation Delay from I/O Vcc_ to I/O VL_ After EN	tEN-VL	$R_{LOAD} = 1M\Omega$, Figure 3		0.05		μs
Maximum Data Rate		Push-pull operation	100			Mhno
I IVIAXII IUITI Data Hate		Open-drain operation	0.3			Mbps

LOW-SPEED TIMING CHARACTERISTICS—MAX14548E

 $(V_{CC} = +1.7V \text{ to } +3.6V, V_L = +1.1V \text{ to } +3.6V, V_{CC} > V_L, EN = V_L, PF = high, C_{VCC} = 1\mu F, C_{VL} = 1\mu F, C_{IOVL} \leq 50 pF, C_{IOVCC} \leq 50 pF, C_$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
I/O VCC_ Rise Time	trvcc	Input rise time < 6ns, Figure 1			6	ns
I/O V _{CC} _ Fall Time	tFVCC	Input fall time < 6ns, Figure 1			6	ns
I/O V _{L_} Rise Time	tRVL	Input rise time < 6ns, Figure 2			6	ns
I/O V _{L_} Fall Time	tFVL	Input rise time < 6ns, Figure 2			6	ns
Propagation Delay (Driving I/O VL_)	tpvL-vcc	Input rise time < 6ns, Figure 1		4		ns
Propagation Delay (Driving I/O VCC_)	tpvcc-vl	Input rise time < 6ns, Figure 2		3.37		ns
Channel-to-Channel Skew	tskew	Input rise time/fall time < 6ns		0.2	0.5	ns
Propagation Delay from I/O V _L to I/O V _{CC} After EN	tEN-VCC	$R_{LOAD} = 1M\Omega$, Figure 3		27		μs
Propagation Delay from I/O V _{CC} to I/O V _L After EN	tEN-VL	$R_{LOAD} = 1M\Omega$, Figure 3		0.06		μs
Maximum Data Rate		Push-pull operation	40			Mhna
i waxiinum Dala Rale		Open-drain operation	0.3			Mbps

LOW-SPEED TIMING CHARACTERISTICS—MAX14548AE

 $(V_{CC} = +1.7V \text{ to } +3.6V, V_L = +1.1V \text{ to } +3.6V, V_{CC} > V_L, EN = V_L, PF = high, C_{VCC} = 1\mu F, C_{VL} = 1\mu F, C_{IOVL} \leq 50 pF, C_{IOVCC} \leq 50 pF, C_$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
I/O V _{CC} _ Rise Time	trvcc	Input rise time < 6ns, Figure 1			6	ns
I/O VCC_ Fall Time	tFVCC	Input fall time < 6ns, Figure 1			6	ns
I/O V _{L_} Rise Time	t _{RVL}	Input rise time < 6ns, Figure 2			6	ns
I/O V _L _Fall Time	tFVL	Input rise time < 6ns, Figure 2			6	ns
Propagation Delay (Driving I/O V _L)	tPVL-VCC	Input rise time < 6ns, Figure 1		4		ns
Propagation Delay (Driving I/O V _{CC_})	tPVCC-VL	Input rise time < 6ns, Figure 2		3.37		ns
Channel-to-Channel Skew	tskew	Input rise time/fall time < 6ns		0.2		ns
Propagation Delay from I/O V _L to I/O V _{CC} After EN	tEN-VCC	$R_{LOAD} = 1M\Omega$, Figure 3		27		μs
Propagation Delay from I/O VCC_ to I/O VL_ After EN	tEN-VL	$R_{LOAD} = 1M\Omega$, Figure 3		0.06		μs
Maximum Data Rate		Push-pull operation 40			Mhno	
Maximum Data Rate		Open-drain operation	0.3			Mbps

- **Note 2:** All units are 100% production tested at TA = +25°C. Limits over the operating temperature range are guaranteed by design and not production tested.
- Note 3: V_L must be less than or equal to V_{CC} during normal operation. However, V_L can be greater than V_{CC} during startup and shutdown conditions.
- Note 4: When V_{CC} is below V_L by more than the V_L V_{CC} shutdown threshold, the device turns off its pullup generators and I/O V_{CC} and I/O V_L enter their respective shutdown states.
- Note 5: Guaranteed by design.
- Note 6: Input thresholds are referenced to the boost circuit.




Figure 1. Push-Pull Driving I/O VL_ Test Circuit and Timing




Figure 2. Push-Pull Driving I/O VCC_ Test Circuit and Timing





Figure 3. Enable Test and Timing

Typical Operating Characteristics

 $(V_{CC} = 1.8V, V_L = 1.4V, C_L = 15pF, R_{SOURCE} = 150\Omega, data rate = 100Mbps, push-pull driver, T_A = +25°C, unless otherwise noted.)$



50

10

30

CAPACITIVE LOAD (pF)

10

30

CAPACITIVE LOAD (pF)

40

50

10

30


CAPACITIVE LOAD (pF)

40


Typical Operating Characteristics (continued)

 $(VCC = 1.8V, VL = 1.4V, CL = 15pF, RSOURCE = 150\Omega, data rate = 100Mbps, push-pull driver, TA = +25°C, unless otherwise noted.)$


FALL TIME vs. CAPACITIVE LOAD ON I/O V_L (DRIVING ONE I/O V_{CC})




PROPAGATION DELAY vs. CAPACITIVE LOAD ON I/O VCC (DRIVING ONE I/O VL)




PROPAGATION DELAY vs. CAPACITIVE LOAD ON I/O VL (DRIVING ONE I/O VCC)




TYPICAL I/O VL_ DRIVING
(DATA RATE = 100Mbps, Clovcc = 10pF),
PF = LOW, MAX14548E



$$\label{eq:typical_inv} \begin{split} & \text{Typical i/O V}_{L} \text{ Driving} \\ & \text{(DATA RATE = 40Mbps, C}_{\text{IOVCC}} = 47\text{pF)}, \\ & \text{PF = HiGH, MAX14548E} \end{split}$$




TYPICAL I/O V_{CC} DRIVING (DATA RATE = 100Mbps, C_{IOVL} = 10pF), PF = LOW, MAX14548E




Typical Operating Characteristics (continued)

 $(V_{CC} = 1.8V, V_L = 1.4V, C_L = 15pF, R_{SOURCE} = 150\Omega, data rate = 100Mbps, push-pull driver, T_A = +25°C, unless otherwise noted.)$


TYPICAL I/O V_{CC} DRIVING (DATA RATE = 40Mbps, C_{IOVL} = 47pF), PF = High, Max14548E




 $\begin{array}{c} \text{TYPICAL I/O V}_{L} \text{ DRIVING} \\ \text{(DATA RATE = 100Mbps, C}_{10VCC} = 10pf), \\ \text{PF = LOW, MAX14548AE} \end{array}$




$$\label{eq:typical_inv} \begin{split} \text{TYPICAL I/O V}_{L} & \text{DRIVING} \\ \text{(DATA RATE = 40Mbps, C_{10VCC} = 47pf),} \\ \text{PF = HIGH, $MAX14548AE} \end{split}$$




TYPICAL I/O V_{CC} DRIVING (DATA RATE = 100Mbps, C_{IOVL} = 10pf), PF = LOW, MAX14548AE



TYPICAL I/O V_{CC}_ DRIVING (DATA RATE = 40Mbps, C_{IOVL} = 47pF), PF = HIGH, MAX14548AE



Pin Configuration




Pin Description

PIN	NAME	FUNCTION
A1	I/O V _L 1	Input/Output 1. Referenced to V _L .
A2	I/O VL2	Input/Output 2. Referenced to VL.
А3	I/O VL3	Input/Output 3. Referenced to V _L .
A4	I/O VL4	Input/Output 4. Referenced to V _L .
A5	I/O V _L 5	Input/Output 5. Referenced to V _L .
A6	I/O VL6	Input/Output 6. Referenced to V _L .
A7	I/O V _L 7	Input/Output 7. Referenced to V _L .
A8	I/O VL8	Input/Output 8. Referenced to V _L .
B1	I/O VL9	Input/Output 9. Referenced to VL.
B2	I/O V _L 10	Input/Output 10. Referenced to V _L .
В3	I/O VL11	Input/Output 11. Referenced to VL.
B4	I/O V _L 12	Input/Output 12. Referenced to V _L .
B5	I/O VL13	Input/Output 13. Referenced to VL.
В6	I/O V _L 14	Input/Output 14. Referenced to V _L .
B7	I/O VL15	Input/Output 15. Referenced to V _L .
B8	I/O V _L 16	Input/Output 16. Referenced to V _L .
C1, C8	GND	Ground

Pin Description (continued)

PIN	NAME	FUNCTION
C2, C7	VL	Logic Supply Voltage, +1.1V to +3.6V. Bypass V_L to GND with a 1 μ F capacitor placed as close as possible to the device.
C3, C6	Vcc	Power-Supply Voltage, +1.7V to +3.6V. Bypass V_{CC} to GND with a 0.1 μ F ceramic capacitor. For full ESD protection, connect an additional 1 μ F ceramic capacitor from V_{CC} to GND as close as possible to the V_{CC} input.
C4	EN	Enable Input. Drive EN to GND for shutdown mode, or drive EN to V _L or V _{CC} for normal operation.
C5	PF	Programmable Frequency Input. Drive PF low for high-frequency operation. Drive PF high for lower frequency operation.
D1	I/O Vcc1	Input/Output 1. Referenced to VCC.
D2	I/O Vcc2	Input/Output 2. Referenced to VCC.
D3	I/O Vcc3	Input/Output 3. Referenced to VCC.
D4	I/O Vcc4	Input/Output 4. Referenced to VCC.
D5	I/O Vcc5	Input/Output 5. Referenced to VCC.
D6	I/O Vcc6	Input/Output 6. Referenced to VCC.
D7	I/O V _{CC} 7	Input/Output 7. Referenced to VCC.
D8	I/O Vcc8	Input/Output 8. Referenced to VCC.
E1	I/O Vcc9	Input/Output 9. Referenced to VCC.
E2	I/O Vcc10	Input/Output 10. Referenced to VCC.
E3	I/O V _{CC} 11	Input/Output 11. Referenced to VCC.
E4	I/O Vcc12	Input/Output 12. Referenced to VCC.
E5	I/O V _{CC} 13	Input/Output 13. Referenced to VCC.
E6	I/O Vcc14	Input/Output 14. Referenced to VCC.
E7	I/O V _{CC} 15	Input/Output 15. Referenced to VCC.
E8	I/O Vcc16	Input/Output 16. Referenced to VCC.

Functional Diagram



Detailed Description

The MAX14548E/MAX14548AE 16-channel, bidirectional level translators (LLTs) provide the level shifting necessary for 100Mbps data transfer in multivoltage systems. Externally applied voltages, VCC and VL, set the logic levels on either side of the device. Logic signals present on the VL side of the device appear as a high-voltage logic signal on the VCC side of the device and vice versa.

The devices operate at full speed with external drivers that source as little as 4mA output current (min). Each I/O channel is pulled up to VCC or VL by an internal 35 μ A current source, allowing the devices to be driven by either push-pull or open-drain drivers.

The devices feature an enable input (EN) that places the device into a low-power shutdown mode when driven low. They also feature an automatic shutdown mode that disables the part when $V_{\rm CC}$ is less than $V_{\rm L}$.

The devices feature a programmable frequency input (PF) that guarantees a bit rate of 100Mbps with a load capacitance < 15pF and V_L > 1.1V (MAX14548E) or V_L > 1.4V (MAX14548AE) when driven low. The MAX14548E can drive capacitive loads up to 50pF with a guaranteed bit rate of 40Mbps when V_L \geq 1.1V and PF is driven high. The MAX14548AE can drive capacitive loads up to 50pF with a guaranteed bit rate of 40Mbps when V_L \geq 1.1V and PF is driven high.

Level Translation

For proper operation, ensure that 1.7V \leq VCC \leq 3.6V, 1.1V \leq V_L \leq VCC. When power is supplied to V_L while VCC is less than V_L, the devices automatically enter a low-power mode and the I/Os are in high-impedance mode. The devices also enter shutdown mode when EN = 0. In both conditions where EN = 0 or V_L > VCC, there is a known high-impedance state on I/O V_Land I/O V_{CC}. The maximum data rate depends heavily on the load capacitance (see the rise/fall time graphs in the *Typical Operating Characteristics*), output impedance of the driver, and the operating voltage range.

Input Driver Requirements

The device architecture is based on an nMOS pass gate and output accelerator stages (Figure 4). The accelerators are active only when there is a rising/falling edge on a given I/O. A short pulse is then generated where the output accelerator stages become active and charge/discharge the capacitances at the I/Os. Due to its architecture, both input stages become active during the one-shot pulse. This can lead to some current feeding into the external source that is driving the translator. However, this behavior helps speed up the transition on the driven side.

The devices have internal current sources capable of sourcing $35\mu\text{A}$ to pull up the I/O lines. These internal pullup current sources allow the inputs to be driven with open-drain drivers and push-pull drivers. It is not recommended to use external pullup resistors on the I/O lines. The architecture of the devices permit either side to be driven with a minimum of 4mA drivers or larger.

Output Load Requirements

The device I/Os are designed to drive CMOS inputs. Do not load the I/O lines with a resistive load less than $25k\Omega$ and do not place an RC circuit at the input of these devices to slow down the edges. If a slower rise/fall time is required, refer to the MAX3000E/MAX3001E/MAX3002-MAX3012 data sheet.




Figure 4. Simplified Functional Diagram for One I/O Line

Shutdown Mode

The EN input places the devices into a low-power shutdown mode when driven low. The automatic shutdown mode disables the devices when V_{CC} is unconnected or less than V_{L} . When V_{CC} is less than V_{L} or EN = GND, the devices enter shutdown mode.

Data Rate and Capacitive Load (PF Input)

The programmable frequency input (PF) adjusts the one-shot accelerator to guarantee a 100Mbps bit rate with a load capacitance <15pF and $V_L > 1.1V$ (MAX14548E) or $V_L > 1.4V$ (MAX14548AE) when driven low. The MAX14548E can drive capacitive loads up to 50pF with a guaranteed 40Mbps bit rate when $V_L > 1.1V$ and PF is driven high. The MAX14548AE can drive capacitive loads up to 50pF with a guaranteed 40Mbps bit rate when $V_L > 1.1V$ and PF is driven high.

Applications Information

Layout Recommendations

Use standard high-speed layout practices when laying out a board with the MAX14548E/MAX14548AE. For example, to minimize line coupling, place all other signal lines not connected to the devices at least 1x the substrate height of the PCB away from the input and output lines of the devices.

Power-Supply Decoupling

To reduce ripple and the chance of introducing data errors, bypass V_L and V_{CC} to ground with $0.1\mu F$ ceramic capacitors. Place all capacitors as close as possible to the power-supply inputs. For full ESD protection, bypass V_{CC} with a $1\mu F$ ceramic capacitor located as close as possible to the V_{CC} input.




Figure 5a. Human Body ESD Test Model

Unidirectional vs. Bidirectional Level Translator

The devices bidirectional level translators can operate as a unidirectional device by selecting one I/O as the input and the corresponding I/O as an output. These devices provide the smallest solution (WLP package) for level translation applications.

ESD Protection

As with all Maxim devices, ESD-protection structures are incorporated on all pins to protect against electrostatic discharges encountered during handling and assembly. The I/O VL_ and I/O VCC_ pins have extra protection against static electricity.

ESD Test Conditions

ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results.

Human Body Model

Figure 5a shows the Human Body Model, and Figure 5b shows the current waveform it generates when discharged into a low impedance. This model consists of a 100pF capacitor charged to the ESD voltage of interest, which is then discharged into the test device through a $1.5 \mathrm{k}\Omega$ resistor.




Figure 5b. Human Body Current Waveform

Use with External Pullup/Pulldown Resistors


Due to the architecture of the devices, it is not recommended to use external pullup or pulldown resistors on the bus. In certain applications, the use of external pullup or pulldown resistors is desired to have a known bus state when there is no active driver on the bus. The devices include internal pullup current sources that set the bus state when the device is enabled. In shutdown mode, the state of I/O $V_{\rm CC}$ and I/O $V_{\rm L}$ is high impedance.

Open-Drain Signaling

The devices are designed to pass open-drain as well as CMOS push-pull signals. When used with open-drain signaling, the rise time is dominated by the interaction of the internal pullup current source and the parasitic load capacitance. The devices include internal rise time accelerators to speed up transitions, eliminating any need for external pullup resistors. For applications such as I²C or 1-Wire[®] that require an external pullup resistor, refer to the MAX13046E and MAX13047E data sheets.

1-Wire is a registered trademark of Maxim Integrated Products, Inc.

Typical Operating Circuit



Chip Information

PROCESS: BiCMOS

Package Information

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.		
40 WLP	W402B3+1	21-0437		

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	4/10	Initial release	_

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.