

### **General Description**

The MAX3941 is designed to drive an electro-absorption modulator (EAM) at data rates up to 10.7Gbps. It incorporates the functions of a biasing circuit and a modulation circuit, with integrated control op amps externally programmed by DC voltages.

The integrated bias circuit provides a programmable biasing current up to 50mA. This bias current reflects a bias voltage of up to 1.25V on an external  $50\Omega$  load. The bias and modulation circuits are internally connected on chip, eliminating the need for an external bias inductor.

A high-bandwidth, fully differential signal path is internally implemented to minimize jitter accumulation. When a clock signal is available, the integrated data-retiming function can be selected to reject input-signal jitter.

The MAX3941 receives differential CML signals (ground referenced) with on-chip line terminations of  $50\Omega$ . The output has a  $50\Omega$  resistor for back termination and is able to deliver a modulation current of 40mAp-p to 120mAp-p, with an edge speed of 23ps (20% to 80% typ). This modulation current reflects an EAM modulation voltage of 1.0VP-P to 3.0VP-P.

The MAX3941 also includes an adjustable pulse-width control circuit to precompensate for asymmetrical EAM characteristics. It is available in a compact 4mm x 4mm, 24-pin thin QFN package and operates over the -40°C to +85°C temperature range.

#### Features

- ♦ On-Chip Bias Network
- ♦ 23ps Edge Speed
- ♦ Programmable Modulation Voltage Up to 3VP-P
- ♦ Programmable EAM Biasing Voltage Up to 1.25V
- ♦ Selectable Data-Retiming Latch
- ♦ Up to 10.7Gbps Operation
- ♦ Integrated Modulation and Biasing Functions
- ♦ 50Ω On-Chip Input and Output Terminations
- **♦ Pulse-Width Adjustment**
- ♦ Enable and Polarity Controls
- **♦ ESD Protection**

### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX3941ETG	-40°C to +85°C	24-Thin QFN (4mm x 4mm)

### **Applications**


SONET OC-192 and SDH STM-64 Transmission Systems

**DWDM Systems** 

Long/Short-Reach Optical Transmitters

10Gbps Ethernet

## **Typical Application Circuit**



MIXIM

Maxim Integrated Products 1

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage VEEVoltage at MODEN,	6.0V to +0.5V	Continuous Power Dissipation 24-Lead Thin QFN
	ET(V <sub>EE</sub> - 0.5V) to +0.5V	(derate 20.8mW/°C above
Voltage at DATA+, DATA-, CLK+		Storage Temperature Range
Voltage at OUT	4V to +0.5V	Operating Temperature Rang
Voltage at PWC+, PWC	( $V_{EE}$ - 0.5V) to ( $V_{EE}$ + 1.7V)	Lead Temperature (soldering
Current Into or Out of OUT	80mA	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

(VEE = -5.5V to -4.9V,  $T_A$  = -40°C to +85°C. Typical values are at VEE = -5.2V,  $I_{BIAS}$  = 30mA,  $I_{MOD}$  = 100mA, and  $T_A$  = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Power-Supply Voltage	VEE			-5.5		-4.9	V
Supply Current		Excluding IBIAS and	Retime disabled		124	174	mA
	IEE	I <sub>MOD</sub> (Note 1)	Retime enabled		140	201	
Power-Supply Noise Rejection	PSNR	f ≤ 2MHz (Note 2)			15		dB
SIGNAL INPUT (Note 3)							
Input Data Rates		NRZ			10.7		Gbps
Single-Ended Input Resistance	R <sub>IN</sub>	Input to GND		42.5	50	58.5	Ω
Cinale Faded Inquit Veltage	M	DC-coupled, Figure 1a		-1		0	.,
Single-Ended Input Voltage	V <sub>IS</sub>	AC-coupled, Figure	1b	-0.4		+0.4	V
Differential Institution	M	DC-coupled (Note 4)		0.2		2.0	.,
Differential Input Voltage	V <sub>ID</sub>	AC-coupled (Note 4	)	0.2		1.6	V <sub>P-P</sub>
Differential Input Return Loss	RLIN	≤15GHz			15		dB
EAM BIAS							
Maximum Bias Current		VBIASSET = VEE + 2	/	50	56		mA
Minimum Bias Current		V <sub>BIASSET</sub> = V <sub>EE</sub>			0.3	1.2	mA
BIASSET Voltage Range	VBIASSET					V <sub>EE</sub> + 2	V
Equivalent Bias Resistance	R <sub>BSEQV</sub>	(Note 5)			36.4		Ω
		V	VBIASSET = VEE + 0.11V	2.1		4.3	mA
Bias-Current-Setting Accuracy		$T_A = +25$ °C	VBIASSET = VEE + 0.36V	8.8		11.3	
		Ţ	VBIASSET = VEE + 2.0V	52		58.4	
Bias-Current Temperature		(NI=+= C)	VBIASSET < VEE + 0.36V	-1100		+1100	ppm/°C
Stability		(Note 6)	V <sub>BIASSET</sub> ≥ V <sub>EE</sub> + 0.36V	-480		+480	
BIASSET Input Resistance					20		kΩ
BIASSET Bandwidth		$50\Omega$ driver load, V <sub>BIASSET</sub> = V <sub>EE</sub> + 0.55V, Figure 2			5		MHz
EAM MODULATION	JI.	1					
Maximum Modulation Current				112	120		mA <sub>P-P</sub>
Minimum Modulation Current		VMODSET = VEE			37	40	mA <sub>P-P</sub>
MODSET Voltage Range	VMODSET			VEE		V <sub>EE</sub> + 1	V
Equivalent Modulation Resistance	RMODEQV	(Note 7)			11.1		Ω

### **ELECTRICAL CHARACTERISTICS (continued)**

(VEE = -5.5V to -4.9V,  $T_A$  = -40°C to +85°C. Typical values are at  $V_{EE}$  = -5.2V,  $I_{BIAS}$  = 30mA,  $I_{MOD}$  = 100mA, and  $T_A$  = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
Modulation Set Bandwidth		Modulation depth 10%, $50\Omega$ driver load, Figure 2			5		MHz
MODSET Input Resistance					20		kΩ
Modulation-Current Temperature Stability		(Note 6)		-957		0	ppm/°C
Modulation-Current-Setting Error		$50\Omega$ driver load, T <sub>A</sub> =	= +25°C	-10		+10	%
Output Resistance	Rout	OUT to GND		42.5	50	58.5	Ω
Total Off Current		BIASSET = V <sub>EE</sub> , MODEN = V <sub>EE</sub> , MODSET = V <sub>EE</sub> , DATA+ = high, DATA- = low				1.2	mA
Output Return Loss	RLOUT	I <sub>BIAS</sub> = 30mA, I <sub>MOD</sub> = 50mA	≤15GHz		10		dB
Output Edge Speed		20% to 80% (Notes 6	5, 8)		23	32	ps
Setup/Hold Time	tsu, t <sub>HD</sub>	Figure 3 (Note 6)		25			ps
Pulse-Width Adjustment Range		(Notes 6, 8)		±30	±50		ps
Pulse-Width Control Input Range (Single Ended)		For PWC+ and PWC-		V <sub>EE</sub> + 0.5		V <sub>EE</sub> + 1.5	V
Pulse-Width Control Input Range (Differential)		(PWC+) - (PWC-)		-0.5		+0.5	V
Output Overshoot	δ	(Notes 6, 8)			10		%
Driver Random Jitter	$RJ_{DR}$	(Note 6)			0.3	0.7	psRMS
Driver Deterministic Jitter	$DJ_DR$	PWC- = GND (Notes 6, 9)			6.8	11	psp-p
CONTROL INPUTS							
Input High Voltage	$V_{IH}$	(Note 10)		V <sub>EE</sub> + 2.0			V
Input Low Voltage	VIL	(Note 10)				V <sub>EE</sub> + 0.8	V
Input Current		(Note 10)		-80		+200	μΑ

- **Note 1:** Supply current remains elevated once the retiming function is enabled. Power must be cycled to reduce supply current after the retiming function is disabled.
- Note 2: Power-supply noise rejection is specified as PSNR = 20log(V<sub>noise (on Vcc)</sub> / ΔV<sub>OUT</sub>). V<sub>OUT</sub> is the voltage across a 50Ω load. V<sub>noise (on Vcc)</sub> = 100mV<sub>P-P</sub>.
- Note 3: For DATA+, DATA-, CLK+, and CLK-.
- Note 4: CLK input characterized at 10.7Gbps.
- Note 5: RBSEQV = (VBIASSET VEE) / IBIAS with MODEN = VEE, DATA+ = high, and DATA- = low.
- Note 6: Guaranteed by design and characterization using the circuit shown in Figure 4.
- Note 7:  $R_{MODEQV} = (V_{MODSET} V_{EE}) / (I_{MOD} 37mA)$  with BIASSET =  $V_{EE}$ .
- **Note 8:**  $50\Omega$  load, characterized at 10.7Gbps with a 1111 1111 0000 0000 pattern.
- **Note 9:** Deterministic jitter is defined as the arithmetic sum of pulse-width distortion (PWD) and pattern-dependent jitter (PDJ). Measured with a 10.7Gbps 2<sup>7</sup> 1 PRBS pattern with eighty 0s and eighty 1s inserted in the data pattern.
- **Note 10:** For MODEN and PLRT.



## **Test Circuits and Timing Diagrams**




Figure 1. Definition of Single-Ended Input Voltage Range




Figure 2. Modulating BIASSET and MODSET Pins

# Test Circuits and Timing Diagrams (continued)




Figure 3. Setup and Hold Timing Definition




Figure 4. AC-Characterization Circuit

## Test Circuits and Timing Diagrams (continued)





Figure 5. Bias and Modulation Relationship to EAM Voltage


### Typical Operating Characteristics

(Typical values are at  $V_{EE}$  = -5.2V,  $I_{BIAS}$  = 30mA,  $I_{MOD}$  = 100mA,  $T_A$  = +25°C, unless otherwise noted.)


10Gbps ELECTRICAL EYE DIAGRAM  $(V_{MOD} = 1V_{P-P}, 2^{31} - 1 PRBS)$ 




10Gbps ELECTRICAL EYE DIAGRAM (V<sub>MOD</sub> = 3V<sub>P-P</sub>, 2<sup>31</sup> - 1 PRBS)




OC-192 OPTICAL EYE DIAGRAM (OC-192 FILTER, 2<sup>31</sup> - 1 PRBS)



SUPPLY CURRENT vs. TEMPERATURE (50 $\Omega$  Load, excludes  $I_{BIAS}$ ,  $I_{MOD}$ )





PULSE WIDTH vs. R<sub>PWC</sub>





## Typical Operating Characteristics (continued)


(Typical values are at  $V_{EE}$  = -5.2V,  $I_{BIAS}$  = 30mA,  $I_{MOD}$  = 100mA,  $T_A$  = +25°C, unless otherwise noted.)














### **Pin Description**

PIN	NAME	FUNCTION
1	DATA+	Noninverting Data Input with 50Ω On-Chip Termination
2	DATA-	Inverting Data Input with $50\Omega$ On-Chip Termination
3, 4, 14	GND	Ground. All pins must be connected to board ground.
5	CLK+	Noninverting Clock Input for Data Retiming with 50Ω On-Chip Termination
6	CLK-	Inverting Clock Input for Data Retiming with 50 $\Omega$ On-Chip Termination
7, 11, 12, 13, 18, 19, 24	V <sub>EE</sub>	Negative Supply Voltage. All pins must be connected to board VEE.
8	PWC+	Positive Input for Modulation Pulse-Width Adjustment (See the Design Procedure Section)
9	PWC-	Negative Input for Modulation Pulse-Width Adjustment. Ground to disable the pulse-width adjustment feature (see the <i>Design Procedure</i> section).
10	MODSET	Modulation Current Set. Apply a voltage to set the modulation current of the driver output.
15	GND1	Ground. Ground connection.
16	OUT	Driver Output. Provides both modulation and bias output. DC-couple to EAM.
17	GND2	Ground. Ground connection.
20	PLRT	Differential Data Polarity Swap Input. Set high or float for normal operation. Set low to invert the differential signal polarity. Contains an internal $100k\Omega$ pullup to GND.
21	BIASSET	Bias Current Set. Apply a voltage to set the bias current of the driver output.
22	MODEN	TTL/CMOS Modulation Enable Input. Set low or float for normal operation. Set high to put the EAM in the absorption (logic 0) state. Contains an internal $100k\Omega$ pulldown to $V_{EE}$ .
23	RTEN	Data-Retiming Input. Connect to VEE for retimed data. Connect to GND to bypass retiming latch.
EP	Exposed Pad	Ground. Must be soldered to the circuit board ground for proper thermal and electrical performance (see the <i>Exposed Pad Package</i> section).

### **Detailed Description**

The MAX3941 EAM driver consists of two main parts: a high-speed modulation driver and an EAM-biasing block. The clock and data inputs to the driver are compatible with PECL and CML logic levels. The modulation and bias currents are output through the OUT pin.

The modulation output stage is composed of a high-speed differential pair and a programmable current source with a maximum modulation current of 120mA. The rise and fall times are typically 23ps. The modulation current is designed to produce an EAM voltage up to 3.0Vp-p when driving a  $50\Omega$  module. The 3.0Vp-p results from 120mAp-p through the parallel combination of the  $50\Omega$  EAM load and the internal  $50\Omega$  back termination.

#### **Polarity Switch**

The MAX3941 includes a polarity switch. When the PLRT pin is high or left floating, the output maintains the polarity of the input data. When the PLRT pin is low, the output is inverted relative to the input data.

#### Clock/Data Input Logic Levels

The MAX3941 is directly compatible with ground-reference CML. Either DC- or AC-coupling can be used for CML referenced to ground. For all other logic types, AC-coupling should be used.

#### **Optional Data Input Latch**

To reject pattern-dependent jitter in the input data, a synchronous differential clock signal should be connected to the CLK+ and CLK- inputs, and the  $\overline{\text{RTEN}}$  control input should be connected to VEE.

The input data is retimed on the rising edge of CLK+. If RTEN is connected to ground, the retiming function is disabled and the input data is directly connected to the output stage. Leave CLK+ and CLK- open when retiming is disabled.

#### **Pulse-Width Control**

The pulse-width control circuit can be used to compensate for pulse-width distortion introduced by the EAM. The differential voltage between PWC+ and PWC-adjusts the pulse-width compensation. The adjustment range is typically ±50ps. Optional single-ended operation is possible by forcing a voltage on the PWC+ pin while leaving the PWC- pin unconnected. When PWC-is connected to ground, the pulse-width control circuit is automatically disabled.

#### **Modulation Output Enable**

The MAX3941 incorporates a modulation current-enable input. When  $\overline{\text{MODEN}}$  is low or floating, the modulation/bias output (OUT) is enabled. When  $\overline{\text{MODEN}}$  is high, the output is switched to the logic 0 state. The typical enable time is 2ns and the typical disable time is 2ns.

### Design Procedure

#### **Programming the Modulation Voltage**

The EAM modulation voltage results from  $I_{MOD}$  passing through the EAM impedance ( $Z_L$ ) in parallel with the internal  $50\Omega$  termination resistor ( $R_{OUT}$ ):

$$V_{MOD} \approx I_{MOD} \times \frac{Z_L \times R_{OUT}}{Z_L + R_{OUT}}$$

To program the desired modulation current, force a voltage at the MODSET pin (see the *Typical Application Circuit*). The resulting I<sub>MOD</sub> current can be calculated by the following equation:

$$I_{MOD} \approx \frac{V_{MODSET}}{11.10} + 37mA$$

An internal, independent current source drives a constant 37mA to the modulation circuitry, and any voltage above VEE on the MODSET pin adds to this. The input impedance of the MODSET pin is typically  $20k\Omega$ . Note that the minimum output voltage is VEE + 1.9V (Figure 5).

### **Programming the Bias Voltage**

As in the case of modulation, the EAM bias voltage results from IBIAS passing through the EAM impedance

 $(Z_L)$  in parallel with the internal  $50\Omega$  termination resistor (ROUT):

$$V_{BIAS} \approx I_{BIAS} \times \frac{Z_L \times R_{OUT}}{Z_L + R_{OUT}}$$

To program the desired bias current, force a voltage at the BIASSET pin (see the *Typical Application Circuit*). The resulting IBIAS current can be calculated by the following equation:

$$I_{BIAS} \approx \frac{V_{BIASSET}}{36.4\Omega}$$

The input impedance of the BIASSET pin is typically  $20k\Omega$ . Note that the minimum output voltage is VEE + 1.9V (Figure 5).

#### **Programming the Pulse-Width Control**

Three methods of control are possible when pulse predistortion is desired to minimize distortion at the receiver. The pulse width can be set with a  $2k\Omega$  potentiometer with the center tapped to  $V_{EE}$  (or equivalent fixed resistors), by applying a voltage to the PWC+ pin, or by applying a differential voltage across the PWC+ and PWC- pins. See Table 1 for the desired effect of the pulse-width setting. Pulse width is defined as (positive pulse width)/((positive pulse width)+ negative pulse width)/2).

#### **Input Termination Requirement**

The MAX3941 data and clock inputs are CML compatible. However, it is not necessary to drive the IC with a standard CML signal. As long as the specified input voltage swings are met, the MAX3941 operates properly.

## \_Applications Information

#### **Layout Considerations**

To minimize loss and crosstalk, keep the connections between the MAX3941 output and the EAM module as short as possible. Use good high-frequency layout techniques and multilayer boards with an uninterrupted ground plane to minimize EMI and crosstalk. Circuit boards should be made using low-loss dielectrics. Use controlled-impedance lines for the clock and data inputs as well as for the data output. Be sure to filter the power supply with capacitors placed close to the IC.

**Table 1. Pulse-Width Control** 

PULSE- WIDTH (%)	R <sub>PWC+</sub> , R <sub>PWC-</sub> FOR R <sub>PWC+</sub> + R <sub>PWC-</sub> = 2kΩ		
100	$R_{PWC+} = R_{PWC-}$	V <sub>EE</sub> + 1	0
>100	R <sub>PWC+</sub> > R <sub>PWC-</sub>	> V <sub>EE</sub> + 1	>0
<100	Rpwc+ < Rpwc-	< V <sub>EE</sub> + 1	<0




Figure 6. Functional Diagram

#### **Interface Schematics**

Figures 7 and 8 show simplified input and output circuits of the MAX3941 EAM driver.

#### **Exposed-Pad Package**

The exposed pad on the 24-pin QFN provides a very low thermal-resistance path for heat removal from the IC. The pad is also electrically ground on the MAX3941 and must be soldered to the circuit board for proper thermal and electrical performance. Refer to Maxim Application Note HFAN-08.1: *Thermal Considerations for QFN and Other Exposed-Pad Packages* for additional Information.

#### Laser Safety and IEC 825

Using the MAX3941 EAM driver alone does not ensure that a transmitter design is compliant with IEC 825. The entire transmitter circuit and component selections must be considered. Each customer must determine the level of fault tolerance required by their application, recognizing that Maxim products are not designed or authorized for use as components in systems intended for surgical implant into the body, for applications intended to support or sustain life, or for any other application where the failure of a Maxim product could create a situation where personal injury or death may occur.




Figure 7. Simplified Input Circuit





Figure 8. Simplified Output Circuit

## **Pin Configuration**



## Package Information

For the latest package outline information, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.

PART	PACKAGE TYPE	PACKAGE CODE
MAX3941ETG	24-Thin QFN 4mm x 4mm x 0.8mm	T2444-1

## **Chip Information**

TRANSISTOR COUNT: 1918 PROCESS: SiGe Bipolar

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.