

General Description

The MAX19705 is an ultra-low-power, mixed-signal analog front-end (AFE) designed for power-sensitive communication equipment. Optimized for high dynamic performance at ultra-low power, the device integrates a dual 10-bit, 7.5Msps receive (Rx) ADC; dual 10-bit, 7.5Msps transmit (Tx) DAC; three fast-settling 12-bit aux-DAC channels for ancillary RF front-end control; and a 10-bit, 333ksps housekeeping aux-ADC. The typical operating power in Tx-Rx FAST mode is 28.2mW at a 7.5MHz clock frequency.

The Rx ADCs feature 55.1dB SNR and 73.4dBc SFDR at a 1.875MHz input frequency with a 7.5MHz clock frequency. The analog I/Q input amplifiers are fully differential and accept 1.024VP-P full-scale signals. Typical I/Q channel matching is $\pm 0.01^{\circ}$ phase and $\pm 0.02dB$ gain.

The Tx DACs feature 77.2dBc SFDR at f_{OUT} = 620kHz and f_{CLK} = 7.5MHz. The analog I/Q full-scale output voltage is $\pm 400mV$ differential. The Tx DAC common-mode DC level is programmable from 0.9V to 1.35V. The I/Q channel offset is adjustable. The typical I/Q channel matching is $\pm 0.03dB$ gain and $\pm 0.08^\circ$ phase.

The Rx ADC and Tx DAC share a single, 10-bit parallel, high-speed digital bus allowing half-duplex operation for time-division duplex (TDD) applications. A 3-wire serial interface controls power-management modes, the aux-DAC channels, and the aux-ADC channels.

The MAX19705 operates on a single +2.7V to +3.3V analog supply and +1.8V to +3.3V digital I/O supply. The MAX19705 is specified for the extended (-40°C to +85°C) temperature range and is available in a 48-pin, thin QFN package. The *Selector Guide* at the end of the data sheet lists other pin-compatible versions in this AFE family.

Applications

Broadband Access Radio Private Mobile Radio (PMR) Portable Communication Equipment

Ordering Information

PART*	PIN-PACKAGE	PKG CODE
MAX19705ETM	48 Thin QFN-EP**	T4877-4
MAX19705ETM+	48 Thin QFN-EP**	T4877-4

*All devices are specified over the -40°C to +85°C operating range.

**EP = Exposed paddle.


+Denotes lead-free package.

Functional Diagram and Selector Guide appear at end of data sheet.

_Features

- Dual 10-Bit, 7.5Msps Rx ADC and Dual 10-Bit, 7.5Msps Tx DAC
- ♦ Ultra-Low Power 28.2mW at f_{CLK} = 7.5MHz, Fast Mode 21mW at f_{CLK} = 7.5MHz, Slow Mode Low-Current Standby and Shutdown Modes
- Programmable Tx DAC Common-Mode DC Level and I/Q Offset Trim
- Excellent Dynamic Performance SNR = 55.1dB at f_{IN} = 1.875MHz (Rx ADC) SFDR = 77.2dBc at f_{OUT} = 620kHz (Tx DAC)
- Three 12-Bit, 1µs Aux-DACs
- 10-Bit, 333ksps Aux-ADC with 4:1 Input Mux and Data Averaging
- Excellent Gain/Phase Match ±0.01° Phase, ±0.02dB Gain (Rx ADC) at f_{IN} = 1.875MHz
- Multiplexed Parallel Digital I/O
- Serial-Interface Control
- Versatile Power-Control Circuits Shutdown, Standby, Idle, Tx/Rx Disable
- Miniature 48-Pin Thin QFN Package (7mm x 7mm x 0.8mm)

Pin Configuration



Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

VDD to GND, OVDD to OGND GND to OGND	
IAP, IAN, QAP, QAN, IDP, IDN, QDP,	
QDN, DAC1, DAC2, DAC3 to GND.	0.3V to VDD
ADC1, ADC2 to GND	0.3V to (V _{DD} + 0.3V)
REFP, REFN, REFIN, COM to GND	0.3V to (VDD + 0.3V)
D0-D9, DOUT, T/R, SHDN, SCLK, DIN	I, \overline{CS} ,
CLK to OGND	0.3V to (OVDD + 0.3V)

Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
48-Pin Thin QFN (derate 27.8mW/°C above +7	0°C)2.22W
Thermal Resistance θJA	36°C/W
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range6	
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 3V, OV_{DD} = 1.8V, internal reference (1.024V), C_L \approx 10pF on all digital outputs, f_{CLK} = 7.5MHz (50% duty cycle), Rx ADC input amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, differential Rx ADC input, differential Tx DAC output, C_{REFP} = C_{REFN} = C_{COM} = 0.33\mu$ F, unless otherwise noted. C_L < 5pF on all aux-DAC outputs. Typical values are at T_A = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
POWER REQUIREMENTS		•				•
Analog Supply Voltage	V _{DD}		2.7	3.0	3.3	V
Output Supply Voltage	OV _{DD}		1.8		V _{DD}	V
V _{DD} Supply Current		Ext1-Tx, Ext3-Tx, and SPI2-Tx states; transmit DAC operating mode (Tx): $f_{CLK} = 7.5MHz$, $f_{OUT} = 620kHz$ on both channels; aux-DACs ON and at midscale, aux-ADC ON		7.4		
		Ext2-Tx, Ext4-Tx, and SPI4-Tx states; transmit DAC operating mode (Tx): $f_{CLK} = 7.5MHz$, $f_{OUT} = 620kHz$ on both channels; aux-DACs ON and at midscale, aux-ADC ON		9.6	12.5	
		Ext1-Rx, Ext4-Rx, and SPI3-Rx states; receive ADC operating mode (Rx): $f_{CLK} = 7.5MHz$, $f_{IN} = 1.875MHz$ on both channels; aux-DACs ON and at midscale, aux-ADC ON		9.4	11	- mA
		Ext2-Rx, Ext3-Rx, and SPI1-Rx states; receive ADC operating mode (Rx): $f_{CLK} = 7.5MHz$, $f_{IN} = 1.875MHz$ on both channels; aux-DACs ON and at midscale, aux-ADC ON		7		

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 3V, OV_{DD} = 1.8V, internal reference (1.024V), C_L \approx 10pF on all digital outputs, f_{CLK} = 7.5MHz (50% duty cycle), Rx ADC input amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, differential Rx ADC input, differential Tx DAC output, C_{REFP} = C_{REFN} = C_{COM} = 0.33\mu$ F, unless otherwise noted. C_L < 5pF on all aux-DAC outputs. Typical values are at T_A = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
V. Currely Connect		Standby mode: CLK = 0 or OV _{DD} ; aux-DACs ON and at midscale, aux-ADC ON		2.9	3.5	mA
V _{DD} Supply Current		Idle mode: f _{CLK} = 7.5MHz; aux-DACs ON and at midscale, aux-ADC ON		4.7	6	
		Shutdown mode: CLK = 0 or OV _{DD}		0.6		μA
OVDD Supply Current		Ext1-Rx, Ext2-Rx, Ext3-Rx, Ext4-Rx, SPI1-Rx, SPI3-Rx states; receive ADC operating mode (Rx): $f_{CLK} = 7.5MHz$, $f_{IN} = 1.875MHz$ on both channels; aux-DACs ON and at midscale, aux-ADC ON		1.4		mA
		Ext1-Tx, Ext2-Tx, Ext3-Tx, Ext4-Tx, SPI2-Tx, SPI4-Tx states; transmit DAC operating mode (Tx): f _{CLK} = 7.5MHz, f _{OUT} = 620kHz on both channels; aux-DACs ON and at midscale, aux-ADC ON		69		
		Standby mode: CLK = 0 or OV _{DD} ; aux- DACs ON and at midscale, aux-ADC ON		1		μA
		Idle mode: f _{CLK} = 7.5MHz; aux-DACs ON and at midscale, aux-ADC ON		13.8		
		Shutdown mode: CLK = 0 or OV _{DD}		0.01		
Rx ADC DC ACCURACY			n			
Resolution	Ν			10		Bits
Integral Nonlinearity	INL			±0.6		LSB
Differential Nonlinearity	DNL	Guaranteed no missing code (Note 2)	-1	±0.4	+1	LSB
Offset Error		Residual DC offset error	-5.5	±0.4	+5.5	%FS
Gain Error		Include reference error	-8	±1.65	+11	%FS
DC Gain Matching			-0.25	±0.01	+0.25	dB
Offset Matching				±12		LSB
Gain Temperature Coefficient				±13		ppm/°C
Power-Supply Rejection	PSRR	Offset error (V _{DD} ±5%)		±1.7		LSB
		Gain error (V _{DD} ±5%)		±0.05		%FS

MAX19705

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 3V, OV_{DD} = 1.8V, internal reference (1.024V), C_L \approx 10pF$ on all digital outputs, $f_{CLK} = 7.5MHz$ (50% duty cycle), Rx ADC input amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, differential Rx ADC input, differential Tx DAC output, $C_{REFP} = C_{REFN} = C_{COM} = 0.33\mu$ F, unless otherwise noted. $C_L < 5pF$ on all aux-DAC outputs. Typical values are at $T_A = +25^{\circ}C.$) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Rx ADC ANALOG INPUT		•				
Input Differential Range	VID	Differential or single-ended inputs		±0.512		V
Input Common-Mode Voltage Range	V _{CM}			V _{DD} / 2		V
	R _{IN}	Switched capacitor load		720		kΩ
Input Impedance	CIN			5		pF
Rx ADC CONVERSION RATE						
Maximum Clock Frequency	fCLK	(Note 3)			7.5	MHz
Data Latency (Figure 3)		Channel I		5		Clock
Data Latency (Figure 3)		Channel Q		5.5		Cycles
Rx ADC DYNAMIC CHARACTER	ISTICS (Note 4	4)				
Signal-to-Noise Ratio	SNR	$f_{IN} = 1.875MHz, f_{CLK} = 7.5MHz$	53.7	55.1		dB
Signal-10-Noise hallo	SINN	$f_{IN} = 3.5MHz$, $f_{CLK} = 7.5MHz$		55.1		uВ
Signal-to-Noise and Distortion	SINAD	$f_{IN} = 1.875MHz, f_{CLK} = 7.5MHz$	53.6	55	dB	
	SINAD	$f_{IN} = 3.5MHz$, $f_{CLK} = 7.5MHz$		55		uр
Spurious-Free Dynamic Range	SFDR	$f_{IN} = 1.875MHz, f_{CLK} = 7.5MHz$	64	73.4		dBc
opunous rice Dynamic Hange	GIBIT	$f_{IN} = 3.5MHz$, $f_{CLK} = 7.5MHz$		74		GDC
Third-Harmonic Distortion	HD3	$f_{IN} = 1.875MHz, f_{CLK} = 7.5MHz$		-84.5		dBc
	1100	$f_{IN} = 3.5MHz$, $f_{CLK} = 7.5MHz$		-82.5		GDO
Intermodulation Distortion	IMD	f ₁ = 1.8MHz, -7dBFS; f ₂ = 1.0MHz, -7dBFS		-69.5		dBc
Third-Order Intermodulation Distortion	IM3	f ₁ = 1.8MHz, -7dBFS; f ₂ = 1.0MHz, -7dBFS		-78.1		dBc
Tatal Llarmania Distortian	TUD	f _{IN} = 1.875MHz, f _{CLK} = 7.5MHz		-71.9	-62.5	dD
Total Harmonic Distortion	THD	$f_{IN} = 3.5MHz$, $f_{CLK} = 7.5MHz$		-72		dB
Aperture Delay				3.5		ns
Overdrive Recovery Time		1.5x full-scale input		2		ns
Rx ADC INTERCHANNEL CHAR	ACTERISTICS					
Crosstalk Rejection		$f_{INX,Y} = 1.875MHz at -0.5dBFS, f_{INX,Y} = 1MHz at -0.5dBFS (Note 5)$		-91.5		dB
Amplitude Matching		f _{IN} = 1.875MHz at -0.5dBFS (Note 6)		±0.02		dB
Phase Matching		f _{IN} = 1.875MHz at -0.5dBFS (Note 6)		±0.01		Degrees

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 3V, OV_{DD} = 1.8V, internal reference (1.024V), C_L \approx 10pF on all digital outputs, f_{CLK} = 7.5MHz (50% duty cycle), Rx ADC input amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, differential Rx ADC input, differential Tx DAC output, C_{REFP} = C_{REFN} = C_{COM} = 0.33\mu$ F, unless otherwise noted. C_L < 5pF on all aux-DAC outputs. Typical values are at T_A = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Tx DAC DC ACCURACY	•					
Resolution	Ν			10		Bits
Integral Nonlinearity	INL			±0.35		LSB
Differential Nonlinearity	DNL	Guaranteed monotonic (Note 2)	-1	±0.25	+1	LSB
Residual DC Offset	V _{OS}		-4	±0.06	+4	mV
Full-Scale Gain Error		Include reference error (peak-to-peak error)	-55		+55	mV
Tx DAC DYNAMIC PERFORMANC	E					
DAC Conversion Rate	fCLK	(Note 3)			7.5	MHz
In-Band Noise Density	ND	$f_{OUT} = 620$ kHz, $f_{CLK} = 7.5$ MHz		-127		dBc/Hz
Third-Order Intermodulation Distortion	IM3	f ₁ = 620kHz, f ₂ = 640kHz		78		dBc
Glitch Impulse				10		pV•s
Spurious-Free Dynamic Range to Nyquist	SFDR	$f_{CLK} = 7.5 MHz$, $f_{OUT} = 620 kHz$	59	77.2		dBc
Total Harmonic Distortion to Nyquist	THD	$f_{CLK} = 7.5 MHz$, $f_{OUT} = 620 kHz$		-76.1	-59.5	dB
Signal-to-Noise Ratio to Nyquist	SNR	f _{CLK} = 7.5MHz, f _{OUT} = 620kHz		61		dB
Tx DAC INTERCHANNEL CHARA	CTERISTICS					
I-to-Q Output Isolation		$f_{OUTX,Y} = 500$ kHz, $f_{OUTX,Y} = 620$ kHz		90		dB
Gain Mismatch Between DAC Outputs		Measured at DC	-0.4	±0.03	+0.4	dB
Phase Mismatch Between DAC Outputs		$f_{OUT} = 620$ kHz, $f_{CLK} = 7.5$ MHz		±0.08		Degrees
Differential Output Impedance				800		Ω
Tx DAC ANALOG OUTPUT						•
Full-Scale Output Voltage	VFS			±400		mV
		Bits CM1 = 0, CM0 = 0 (default)	1.30	1.35	1.48	
Output Common Made Valtage	1/6	Bits CM1 = 0, CM0 = 1		1.2		
Output Common-Mode Voltage	VCOM	Bits CM1 = 1, CM0 = 0		1.05		V
		Bits CM1 = 1, CM0 = 1		0.9		

MAX19705

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 3V, OV_{DD} = 1.8V, internal reference (1.024V), C_L \approx 10pF$ on all digital outputs, $f_{CLK} = 7.5MHz$ (50% duty cycle), Rx ADC input amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, differential Rx ADC input, differential Tx DAC output, $C_{REFP} = C_{REFN} = C_{COM} = 0.33\mu$ F, unless otherwise noted. $C_L < 5pF$ on all aux-DAC outputs. Typical values are at $T_A = +25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Rx ADC-Tx DAC INTERCHANNEL	CHARACTE	RISTICS				
Receive Transmit Isolation		ADC $f_{INI} = f_{INQ} = 1.875MHz$, DAC $f_{OUTI} = f_{OUTQ} = 620$ kHz, $f_{CLK} = 7.5$ MHz		90		dB
AUXILIARY ADC (ADC1, ADC2)						
Resolution	N			10		Bits
Full-Scale Reference	VREF	AD1 = 0 (default)		2.048		v
	V NEF	AD1 = 1		V _{DD}		v
Analog Input Range				0 to VREF		V
Analog Input Impedance		At DC		500		kΩ
Input-Leakage Current		Measured at unselected input from 0 to VREF		±0.1		μΑ
Gain Error	GE	Includes reference error	-5		+5	%FS
Zero-Code Error	ZE			2		mV
Differential Nonlinearity	DNL			±0.53		LSB
Integral Nonlinearity	INL			±0.45		LSB
Supply Current				210		μA
AUXILIARY DACs (DAC1, DAC2, D	AC3)					
Resolution	Ν	(Note 2)		12		Bits
Integral Nonlinearity	INL			±1.25		LSB
Differential Nonlinearity	DNL	Guaranteed monotonic over codes 100 to 4000 (Note 2)	-1.0	±0.65	+1.2	LSB
Gain Error	GE	$R_L > 200 k\Omega$		±0.7		%FS
Zero-Code Error	ZE			±0.6		%FS
Output-Voltage Low	VOL	$R_L > 200 k\Omega$			0.1	V
Output-Voltage High	VOH	$R_L > 200 k\Omega$	2.56			V
DC Output Impedance		DC output at midscale		4		Ω
Settling Time		From 1/4 FS to 3/4 FS, within ±10 LSB		1		μs
Glitch Impulse		From 0 to FS transition		24		nV∙s
Rx ADC-Tx DAC TIMING CHARAC	TERISTICS					
CLK Rise to Channel-I Output Data Valid	tDOI	Figure 3 (Note 2)	5.0	6.7	8.5	ns
CLK Fall to Channel-Q Output Data Valid	tdog	Figure 3 (Note 2)	7.0	8.9	11.3	ns
I-DAC DATA to CLK Fall Setup Time	t _{DSI}	Figure 5 (Note 2)	10			ns

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 3V, OV_{DD} = 1.8V, internal reference (1.024V), C_L \approx 10pF on all digital outputs, f_{CLK} = 7.5MHz (50% duty cycle), Rx ADC input amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, differential Rx ADC input, differential Tx DAC output, C_{REFP} = C_{REFN} = C_{COM} = 0.33\mu$ F, unless otherwise noted. C_L < 5pF on all aux-DAC outputs. Typical values are at T_A = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS	
Q-DAC DATA to CLK Rise Setup Time	tDSQ	Figure 5 (Note 2)	10			ns	
CLK Fall to I-DAC Data Hold Time	tDHI	Figure 5 (Note 2)	0			ns	
CLK Rise to Q-DAC Data Hold Time	t _{DHQ}	Figure 5 (Note 2)	0			ns	
CLK Duty Cycle				50		%	
CLK Duty-Cycle Variation				±15		%	
Digital Output Rise/Fall Time		20% to 80%		2		ns	
SERIAL-INTERFACE TIMING CHAI	RACTERISTI	CS (Figure 6, Note 2)				•	
Falling Edge of $\overline{\text{CS}}$ to Rising Edge of First SCLK Time	tcss		10			ns	
DIN to SCLK Setup Time	t _{DS}		10			ns	
DIN to SCLK Hold Time	tDН		0			ns	
SCLK Pulse-Width High	tсн		25			ns	
SCLK Pulse-Width Low	tCL		25			ns	
SCLK Period	tCP		50			ns	
SCLK to CS Setup Time	tcs		10			ns	
CS High Pulse Width	tcsw		80			ns	
CS High to DOUT Active High	tCSD	Bit AD0 set		200		ns	
CS High to DOUT Low (Aux-ADC Conversion Time)	tCONV	Bit AD0 set, no averaging (see Table 14), $f_{CLK} = 7.5MHz$, CLK divider = 2 (see Table 15)		3.2		μs	
DOUT Low to CS Setup Time	tDCS	Bit AD0, AD10 set		200		ns	
SCLK Low to DOUT Data Out	tCD	Bit AD0, AD10 set			14.5	ns	
CS High to DOUT High Impedance	tCHZ	Bit AD0, AD10 set		200		ns	
MODE-RECOVERY TIMING CHAR	ACTERISTIC	S (Figure 7)					
Obstationer Weber Lie Time		From shutdown to Rx mode, ADC settles to within 1dB SINAD		84.9			
Shutdown Wake-Up Time	^t WAKE,SD	From shutdown to Tx mode, DAC settles to within 10 LSB error		26.4		μs	
Idle Weke Lip Time (With CLK)	ture	From idle to Rx mode with CLK present during idle, ADC settles to within 1dB SINAD		10.9		μs	
Idle Wake-Up Time (With CLK)	^t WAKE,STO	From idle to Tx mode with CLK present during idle, DAC settles to 10 LSB error		6.0	6.0		
Standby Wake Lin Time	t	From standby to Rx mode, ADC settles to within 1dB SINAD		17.6			
Standby Wake-Up Time	twake,st1	From standby to Tx mode, DAC settles to 10 LSB error		25		μs	



MAX19705

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 3V, OV_{DD} = 1.8V, internal reference (1.024V), C_L \approx 10pF$ on all digital outputs, $f_{CLK} = 7.5MHz$ (50% duty cycle), Rx ADC input amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, differential Rx ADC input, differential Tx DAC output, $C_{REFP} = C_{REFN} = C_{COM} = 0.33\mu$ F, unless otherwise noted. $C_L < 5pF$ on all aux-DAC outputs. Typical values are at $T_A = +25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Enable Time from Tx to Rx (Ext2-Tx to Ext2-Rx, Ext4-Tx to Ext4-Rx, and SPI4-Tx to SPI3-Rx States)	^t ENABLE, RX	ADC settles to within 1dB SINAD		500		ns
Enable Time from Rx to Tx (Ext1-Rx to Ext1-Tx, Ext4-Rx to Ext4-Tx, and SPI3-Rx to SPI4-Tx States)	^t ENABLE, TX	DAC settles to within 10 LSB error		500		ns
Enable Time from Tx to Rx (Ext1-Tx to Ext1-Rx, Ext3-Tx to Ext3-Rx, and SPI1-Tx to SPI2-Rx States)	^t ENABLE, RX	ADC settles to within 1dB SINAD		8.1		μs
Enable Time from Rx to Tx (Ext2-Rx to Ext2-Tx, Ext3-Rx to Ext3-Tx, and SPI1-Rx to SPI2-Tx States)	^t ENABLE,TX	DAC settles to within 10 LSB error		6.0		μs
INTERNAL REFERENCE (V _{REFIN} =	VDD; VREFP,	, VREFN, VCOM levels are generated interna	lly)			
Positive Reference		VREFP - VCOM		0.256		V
Negative Reference		VREFN - VCOM		-0.256		V
Common-Mode Output Voltage	VCOM		V _{DD} / 2 - 0.15	V _{DD} / 2	V _{DD} / 2 + 0.15	V
Maximum REFP/REFN/COM Source Current	ISOURCE			2		mA
Maximum REFP/REFN/COM Sink Current	ISINK			2		mA
Differential Reference Output	VREF	VREFP - VREFN	+0.46	+0.512	+0.55	V
Differential Reference Temperature Coefficient	REFTC			±10		ppm/°C
BUFFERED EXTERNAL REFEREN	CE (external	VREFIN = 1.024V applied; VREFP, VREFN, VC	OM level	s are gen	erated in	ternally)
Reference Input Voltage	VREFIN			1.024		V
Differential Reference Output	VDIFF	VREFP - VREFN		0.512		V
Common-Mode Output Voltage	Vсом			V _{DD} / 2		V
Maximum REFP/REFN/COM Source Current	ISOURCE			2		mA
Maximum REFP/REFN/COM Sink Current	ISINK			2		mA
REFIN Input Current				-0.7		μA
REFIN Input Resistance				500		kΩ

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 3V, OV_{DD} = 1.8V, internal reference (1.024V), C_L \approx 10pF on all digital outputs, f_{CLK} = 7.5MHz (50% duty cycle), Rx ADC input amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, differential Rx ADC input, differential Tx DAC output, C_{REFP} = C_{REFN} = C_{COM} = 0.33\muF$, unless otherwise noted. C_L < 5pF on all aux-DAC outputs. Typical values are at T_A = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
DIGITAL INPUTS (CLK, SCLK, DI	N, <u>CS</u> , D0–D9,	T/R, SHDN)				
Input High Threshold	VINH		0.7 x OV _D	D		V
Input Low Threshold	VINL			0.3	3 x OV _{DD}	V
Input Leakage	DI _{IN}	D0–D9, CLK, SCLK, DIN, \overline{CS} , T/ \overline{R} , SHDN = OGND or OV _{DD}	-1		+1	μA
Input Capacitance	DCIN			5		рF
DIGITAL OUTPUTS (D0-D9, DOU	Т)					
Output-Voltage Low	Vol	I _{SINK} = 200μA		0.2	2 x OV _{DD}	V
Output-Voltage High	VOH	ISOURCE = 200µA	0.8 x OV _D	D		V
Tri-State Leakage Current	ILEAK		-1		+1	μA
Tri-State Output Capacitance	COUT			5		рF

Note 1: Specifications from $T_A = +25^{\circ}C$ to $+85^{\circ}C$ are guaranteed by production tests. Specifications from $T_A = +25^{\circ}C$ to $-40^{\circ}C$ are guaranteed by design and characterization.


Note 2: Guaranteed by design and characterization.

Note 3: The minimum clock frequency (f_{CLK}) for the MAX19705 is 1.5MHz (typ). The minimum aux-ADC sample rate clock frequency (ACLK) is determined by f_{CLK} and the chosen aux-ADC clock-divider value. The minimum aux-ADC ACLK > 1.5MHz / 128 = 11.7kHz. The aux-ADC conversion time does not include the time to clock the serial data out of the SPI. The maximum conversion time (for no averaging, NAVG = 1) will be t_{CONV} (max) = (12 x 1 x 128) / 1.5MHz = 1024µs.

- Note 4: SNR, SINAD, SFDR, HD3, and THD are based on a differential analog input voltage of -0.5dBFS referenced to the amplitude of the digital outputs. SINAD and THD are calculated using HD2 through HD6.
- Note 5: Crosstalk rejection is measured by applying a high-frequency test tone to one channel and a low-frequency tone to the second channel. FFTs are performed on each channel. The parameter is specified as the power ratio of the first and second channel FFT test tone.
- **Note 6:** Amplitude and phase matching is measured by applying the same signal to each channel, and comparing the two output signals using a sine-wave fit.

Typical Operating Characteristics

 $(V_{DD} = 3V, OV_{DD} = 1.8V, internal reference (1.024V), C_L \approx 10pF$ on all digital outputs, $f_{CLK} = 7.5MHz$ (50% duty cycle), Rx ADC input amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, differential Rx ADC input, differential Tx DAC output, $C_{REFP} = C_{REFN} = C_{COM} = 0.33\mu$ F, $T_A = +25^{\circ}$ C, unless otherwise noted.)



 $C_{COM} = 0.33 \mu$ F, $T_A = +25$ °C, unless otherwise noted.)

MAX19705

Rx ADC CHANNEL-QA Rx ADC SIGNAL-TO-NOISE RATIO Rx ADC SIGNAL-TO-NOISE AND DISTORTION TWO-TONE FFT PLOT vs. ANALOG INPUT FREQUENCY **RATIO vs. ANALOG INPUT FREQUENCY** 0 56 56 f_{CLK} = 7.5MHz -10 1 = 20 MHz55 55 $f_2 = 2.1 MH_7$ -20 54 54 A_{QA} = -7dBFS IA IΔ -30 PER TONE 53 53 AMPLITUDE (dBFS) 8192-POINT -40 52 52 SINAD (dB) DATA RECORD (dB) -50 51 51 SNR fı QA ΛA 50 50 -60 -70 49 49 -80 48 48 -90 47 47 -100 46 46 0.5 1.0 1.5 2.0 2.5 3.0 3.5 0 20 40 100 0 100 0 60 80 20 40 60 80 FREQUENCY (MHz) ANALOG INPUT FREQUENCY (MHz) ANALOG INPUT FREQUENCY (MHz) **Rx ADC SPURIOUS-FREE DYNAMIC RANGE Rx ADC TOTAL HARMONIC DISTORTION Rx ADC SIGNAL-TO-NOISE RATIO** vs. ANALOG INPUT FREQUENCY vs. ANALOG INPUT FREQUENCY vs. ANALOG INPUT AMPLITUDE -60 85 60 f_{IN} = 1.8063354MHz 0A -65 80 50 IA 0A -70 SFDR (dBc) SNR (dB) THD (dB) 75 40 IA -75 ΩA IA 30 70 -80 -85 65 20 0 40 100 0 40 80 100 -21 -18 -15 -12 20 60 80 20 60 -9 -6 -3 ANALOG INPUT FREQUENCY (MHz) ANALOG INPUT FREQUENCY (MHz) ANALOG INPUT AMPLITUDE (dBFS) **Rx ADC SPURIOUS-FREE DYNAMIC RANGE Rx ADC SIGNAL-TO-NOISE AND DISTORTION Rx ADC SIGNAL-TO-NOISE RATIO RATIO vs. ANALOG INPUT AMPLITUDE** vs. ANALOG INPUT AMPLITUDE vs. SAMPLING RATE 60 80 57 f_{IN} = 1.8063354MHz f_{IN} = 1.8063354MHz f_{IN} = 1.8063354MHz 0A 75 0A 56 50 IA 70 55 SINAD (dB) SFDR (dBc) IA IA SNR (dB) 65 40 54 60 53 0A 30 55 52 20 50 51 -18 -15 -12 -9 -6 -3 0 -21 -18 -15 -12 -9 -6 -3 0 1.5 2.5 3.5 4.5 5.5 6.5 75 -21 ANALOG INPUT AMPLITUDE (dBFS) ANALOG INPUT AMPLITUDE (dBFS) SAMPLING RATE (MHz)


(V_{DD} = 3V, OV_{DD} = 1.8V, internal reference (1.024V), C_L ≈ 10pF on all digital outputs, f_{CLK} = 7.5MHz (50% duty cycle), Rx ADC input amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, differential Rx ADC input, differential Tx DAC output, CREFP = CREFN =

Typical Operating Characteristics (continued)

0

/N/XI/N





Typical Operating Characteristics (continued)


(V_{DD} = 3V, OV_{DD} = 1.8V, internal reference (1.024V), C_L ≈ 10pF on all digital outputs, f_{CLK} = 7.5MHz (50% duty cycle), Rx ADC input

M/XI/M

MAX19705

_Typical Operating Characteristics (continued)


 $(V_{DD} = 3V, OV_{DD} = 1.8V, internal reference (1.024V), C_L \approx 10pF$ on all digital outputs, $f_{CLK} = 7.5MHz$ (50% duty cycle), Rx ADC input amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, differential Rx ADC input, differential Tx DAC output, $C_{REFP} = C_{REFN} = C_{COM} = 0.33\mu$ F, $T_A = +25^{\circ}$ C, unless otherwise noted.)



MAX19705

Typical Operating Characteristics (continued)


 $(V_{DD} = 3V, OV_{DD} = 1.8V, internal reference (1.024V), C_L \approx 10pF on all digital outputs, f_{CLK} = 7.5MHz (50% duty cycle), Rx ADC input amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, differential Rx ADC input, differential Tx DAC output, C_{REFP} = C_{REFN} = C_{COM} = 0.33\mu$ F, T_A = +25°C, unless otherwise noted.)





Typical Operating Characteristics (continued)

 $(V_{DD} = 3V, OV_{DD} = 1.8V, internal reference (1.024V), C_L \approx 10pF$ on all digital outputs, $f_{CLK} = 7.5MHz$ (50% duty cycle), Rx ADC input amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, differential Rx ADC input, differential Tx DAC output, $C_{REFP} = C_{REFN} = C_{COM} = 0.33\mu$ F, $T_A = +25^{\circ}$ C, unless otherwise noted.)



_Pin Description

PIN	NAME	FUNCTION
1	REFP	Upper Reference Voltage. Bypass with a 0.33µF capacitor to GND as close to REFP as possible.
2, 8, 11, 31, 33, 39, 43	V _{DD}	Analog Supply Voltage. Bypass V_{DD} to GND with a combination of a 2.2 μF capacitor in parallel with a 0.1 μF capacitor.
3	IAP	Channel-IA Positive Analog Input. For single-ended operation, connect signal source to IAP.
4	IAN	Channel-IA Negative Analog Input. For single-ended operation, connect IAN to COM.
5, 7, 12, 32, 42	GND	Analog Ground. Connect all GND pins to ground plane.
6	CLK	Conversion Clock Input. Clock signal for both receive ADCs and transmit DACs.
9	QAN	Channel-QA Negative Analog Input. For single-ended operation, connect QAN to COM.



Pin Description (continued)

PIN	NAME	FUNCTION				
10	QAP	Channel-QA Positive Analog Input. For single-ended operation, connect signal source to QAP.				
13–18, 21–24	D0-D9	Digital I/O. Outputs for receive ADC in Rx mode. Inputs for transmit DAC in Tx mode. D9 is the most significant bit (MSB) and D0 is the least significant bit (LSB).				
19	OGND	Output-Driver Ground				
20	OV _{DD}	Output-Driver Power Supply. Supply range from +1.8V to V_{DD} . Bypass OV_{DD} to OGND with a combination of a 2.2µF capacitor in parallel with a 0.1µF capacitor.				
25	SHDN	Active-Low Shutdown Input. Apply logic-low to place the MAX19705 in shutdown.				
26	DOUT	Aux-ADC Digital Output				
27	T/R	Transmit- or Receive-Mode Select Input. T/ \overline{R} logic-low input sets the device in receive mode. A logic-high input sets the device in transmit mode.				
28	DIN	3-Wire Serial-Interface Data Input. Data is latched on the rising edge of the SCLK.				
29	SCLK	3-Wire Serial-Interface Clock Input				
30	CS	3-Wire Serial-Interface Chip-Select Input. Logic-low enables the serial interface.				
34	ADC2	Analog Input for Auxiliary ADC				
35	ADC1	Analog Input for Auxiliary ADC				
36	DAC3	Analog Output for Auxiliary DAC3				
37	DAC2	Analog Output for Auxiliary DAC2				
38	DAC1	Analog Output for Auxiliary DAC1 (AFC DAC, VOUT = 1.1V During Power-Up)				
40, 41	IDN, IDP	DAC Channel-ID Differential Voltage Output				
44, 45	QDN, QDP	DAC Channel-QD Differential Voltage Output				
46	REFIN	Reference Input. Connect to V _{DD} for internal reference.				
47	COM	Common-Mode Voltage I/O. Bypass COM to GND with a 0.33μ F capacitor.				
48	REFN	Negative Reference I/O. Rx ADC conversion range is \pm (V _{REFP} - V _{REFN}). Bypass REFN to GND with a 0.1µF capacitor.				
_	EP	Exposed Paddle. Exposed paddle is internally connected to GND. Connect EP to the GND plane.				

Detailed Description

The MAX19705 integrates a dual 10-bit Rx ADC and a dual 10-bit Tx DAC while providing ultra-low power and high dynamic performance at 7.5Msps conversion rate. The Rx ADC analog input amplifiers are fully differential and accept $1.024V_{P-P}$ full-scale signals. The Tx DAC analog outputs are fully differential with ±400mV full-scale output, selectable common-mode DC level, and adjustable I/Q offset trim.

The MAX19705 integrates three 12-bit auxiliary DAC (aux-DAC) channels and a 10-bit, 333ksps auxiliary ADC (aux-ADC) with 4:1 input multiplexer. The aux-DAC channels feature 1µs settling time for fast AGC, VGA,

and AFC level setting. The aux-ADC features data averaging to reduce processor overhead and a selectable clock-divider to program the conversion rate.

The MAX19705 includes a 3-wire serial interface to control operating modes and power management. The serial interface is SPI™ and MICROWIRE™ compatible. The MAX19705 serial interface selects shutdown, idle, standby, transmit (Tx), and receive (Rx) modes, as well as controlling aux-DAC and aux-ADC channels.

The Rx ADC and Tx DAC share a common digital I/O to reduce the digital interface to a single 10-bit parallel multiplexed bus. The 10-bit digital bus operates on a single +1.8V to +3.3V supply.

SPI is a trademark of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor Corp.

MAX19705

Dual 10-Bit Rx ADC

The ADC uses a seven-stage, fully differential, pipelined architecture that allows for high-speed conversion while minimizing power consumption. Samples taken at the inputs move progressively through the pipeline stages every half clock cycle. Including the delay through the output latch, the total clock-cycle latency is 5 clock cycles for channel IA and 5.5 clock cycles for channel QA. The ADC full-scale analog input range is $\pm V_{REF}$ with a V_{DD} / 2 (\pm 0.2V) common-mode input range. V_{REF}

is the difference between V_{REFP} and V_{REFN}. See the *Reference Configurations* section for details.

Input Track-and-Hold (T/H) Circuits

Figure 1 displays a simplified diagram of the Rx ADC input track-and-hold (T/H) circuitry. Both ADC inputs (IAP, QAP, IAN, and QAN) can be driven either differentially or single-ended. Match the impedance of IAP and IAN, as well as QAP and QAN, and set the input signal common-mode voltage within the $V_{DD}/2$ (±200mV) Rx ADC range for optimum performance.




Figure 1. Rx ADC Internal T/H Circuits

DIFFERENTIAL INPUT VOLTAGE	DIFFERENTIAL INPUT (LSB)	OFFSET BINARY (D0-D9)	OUTPUT DECIMAL CODE
V _{REF} x 512/512	511 (+Full Scale - 1 LSB)	11 1111 1111	1023
V _{REF} x 511/512	510 (+Full Scale - 2 LSB)	11 1111 1110	1022
V _{REF} x 1/512	+1	10 0000 0001	513
V _{REF} x 0/512	0 (Bipolar Zero)	10 0000 0000	512
-V _{REF} x 1/512	-1	01 1111 1111	511
-V _{REF} x 511/512	-511 (-Full Scale +1 LSB)	00 0000 0001	1
-V _{REF} x 512/512	-512 (-Full Scale)	00 0000 0000	0




Figure 2. Rx ADC Transfer Function

Rx ADC System Timing Requirements

Figure 3 shows the relationship between the clock, analog inputs, and the resulting output data. Channel I (CHI) and channel Q (CHQ) are sampled on the rising edge of the clock signal (CLK) and the resulting data is

multiplexed at the D0–D9 outputs. CHI data is updated on the rising edge and CHQ data is updated on the falling edge of the CLK. Including the delay through the output latch, the total clock-cycle latency is 5 clock cycles for CHI and 5.5 clock cycles for CHQ.

Digital Input/Output Data (D0–D9)

D0-D9 are the Rx ADC digital logic outputs when the MAX19705 is in receive mode. This bus is shared with the Tx DAC digital logic inputs and operates in halfduplex mode. D0–D9 are the Tx DAC digital logic inputs when the MAX19705 is in transmit mode. The logic level is set by OV_{DD} from 1.8V to V_{DD}. The digital output coding is offset binary (Table 1). Keep the capacitive load on the digital outputs D0–D9 as low as possible (< 15pF) to avoid large digital currents feeding back into the analog portion of the MAX19705 and degrading its dynamic performance. Buffers on the digital outputs isolate the outputs from heavy capacitive loads. Adding 100Ω resistors in series with the digital outputs close to the MAX19705 will help improve Rx ADC and Tx DAC performance. Refer to the MAX19705EVKIT schematic for an example of the digital outputs driving a digital buffer through 100Ω series resistors.

During SHDN, IDLE, and STBY states, D0–D9 are internally pulled up to prevent floating digital inputs. To ensure no current flows through D0–D9 I/O, the external bus needs to be either tri-stated or pulled up to OV_{DD} and should not be pulled to ground.






Figure 3. Rx ADC System Timing Diagram

Dual 10-Bit Tx DAC

The dual 10-bit digital-to-analog converters (Tx DAC) operate with clock speeds up to 7.5MHz. The Tx DAC digital inputs, D0–D9, are multiplexed on a single 10-bit bus. The voltage reference determines the Tx DAC full-scale output voltage. See the *Reference Configurations* section for details on setting the reference voltage.

The Tx DAC outputs at IDN, IDP and QDN, QDP are biased at a 0.9V to 1.35V adjustable DC commonmode bias and designed to drive a differential input stage with \geq 70k Ω input impedance. This simplifies the analog interface between RF quadrature upconverters and the MAX19705. Many RF upconverters require a 0.9V to 1.35V common-mode bias. The Tx DAC DC common-mode bias eliminates discrete level-setting resistors and code-generated level shifting while preserving the full dynamic range of each Tx DAC. The Tx DAC differential analog outputs cannot be used in single-ended mode because of the internally generated common-mode DC level. Table 2 shows the Tx DAC output voltage vs. input codes. Table 10 shows the selection of DC common-mode levels. See Figure 4 for an illustration of the Tx DAC analog output levels.

Table 2. Tx DAC Output Voltage vs. Input Codes

(Internal Reference Mode $V_{REFDAC} = 1.024V$, External Reference Mode $V_{REFDAC} = V_{REFIN}$; $V_{FS} = 400$ for 800mV_{P-P} Full Scale)

DIFFERENTIAL OUTPUT VOLTAGE (V)	OFFSET BINARY (D0–D9)	INPUT DECIMAL CODE
$(V_{FS}) \frac{V_{REFDAC}}{1024} \times \frac{1023}{1023}$	11 1111 1111	1023
$\left(V_{FS}\right)\frac{V_{REFDAC}}{1024}\times\frac{1021}{1023}$	11 1111 1110	1022
$(V_{FS})\frac{V_{REFDAC}}{1024} \times \frac{3}{1023}$	10 0000 0001	513
$(V_{FS})\frac{V_{REFDAC}}{1024} \times \frac{1}{1023}$	10 0000 0000	512
$(V_{FS})\frac{-V_{REFDAC}}{1024} \times \frac{1}{1023}$	01 1111 1111	511
$(V_{FS}) \frac{-V_{REFDAC}}{1024} \times \frac{1021}{1023}$	00 0000 0001	1
$(V_{FS}) \frac{-V_{REFDAC}}{1024} \times \frac{1023}{1023}$	00 0000 0000	0



The Tx DACs also feature independent DC offset correction of each I/Q channel. This feature is configured through the SPI interface. The DC offset correction is used to optimize sideband and carrier suppression in the Tx signal path (see Table 9).




Figure 4. Tx DAC Common-Mode DC Level at IDN, IDP or QDN, QDP Differential Outputs

MAX19705

Tx DAC Timing

Figure 5 shows the relationship between the clock, input data, and analog outputs. Data for the I channel (ID) is latched on the falling edge of the clock signal, and Q-channel (QD) data is latched on the rising edge of the clock signal. Both I and Q outputs are simultaneously updated on the next rising edge of the clock signal.

3-Wire Serial Interface and Operation Modes

The 3-wire serial interface controls the MAX19705 operation modes as well as the three 12-bit aux-DACs and the 10-bit aux-ADC. Upon power-up, program the MAX19705 to operate in the desired mode. Use the 3wire serial interface to program the device for shutdown, idle, standby, Rx, Tx, aux-DAC controls, or aux-ADC conversion. A 16-bit data register sets the mode control as shown in Table 3. The 16-bit word is composed of A3–A0 control bits and D11–D0 data bits. Data is shifted in MSB first (D11) and LSB last (A0). Tables 4, 5, and 6 show the MAX19705 operating modes and SPI commands. The serial interface remains active in all modes.

SPI Register Description

Program the control bits, A3–A0, in the register as shown in Table 3 to select the operating mode. Modify A3–A0 bits to select from ENABLE-16, Aux-DAC1, Aux-DAC2, Aux-DAC3, IOFFSET, QOFFSET, Aux-ADC, ENABLE-8, and COMSEL modes. ENABLE-16 is the default operating mode. This mode allows for shutdown, idle, and standby states as well as switching between FAST, SLOW, Rx, and Tx modes. Table 4 shows the MAX19705 power-management modes. Table 5 shows the T/R pincontrolled external Tx-Rx switching modes. Table 6 shows the SPI-controlled Tx-Rx switching modes.




Figure 5. Tx DAC System Timing Diagram

REGISTER	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	A 3	A2	A 1	A0
NAME	(MSB)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 (LSB)
ENABLE-16	E11 = 0 Reserved	E10 = 0 Reserved	E9	_	_	E6	E5	E4	E3	E2	E1	E0	0	0	0	0
Aux-DAC1	1D11	1D10	1D9	1D8	1D7	1D6	1D5	1D4	1D3	1D2	1D1	1D0	0	0	0	1
Aux-DAC2	2D11	2D10	2D9	2D8	2D7	2D6	2D5	2D4	2D3	2D2	2D1	2D0	0	0	1	0
Aux-DAC3	3D11	3D10	3D9	3D8	3D7	3D6	3D5	3D4	3D3	3D2	3D1	3D0	0	0	1	1
IOFFSET						_	105	104	103	102	101	100	0	1	0	0
QOFFSET						_	Q05	Q04	QO3	Q02	Q01	QO0	0	1	0	1
COMSEL						_	_		_	_	CM1	CM0	0	1	1	0
Aux-ADC	AD11 = 0 Reserved	AD10	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	0	1	1	1
ENABLE-8				_	_				E3	E2	E1	EO	1	0	0	0

Table 3. MAX19705 Mode Control

— = Not used.

Table 4. Power-Management Modes

	ADDF	RESS	3		DA	TA B	ITS		T/R		FUNCTION				
A3	A2	A1	A0	E9*	E3	E2	E1	E0	PIN 27	MODE	(POWER MANAGEMENT)	DESCRIPTION	COMMENT		
						1X000)		х	SHDN	SHUTDOWN	Rx ADC = OFF Tx DAC = OFF Aux-DAC = OFF Aux-ADC = OFF CLK = OFF REF = OFF	Device is in complete shutdown. Overrides T/R pin.		
	0000 (16-Bit Mode) or 1000 (8-Bit Mode)				XX001					IDLE	IDLE	Rx ADC = OFF Tx DAC = OFF Aux-DAC = Last State CLK = ON REF = ON	Fast turn-on time. Moderate idle power. Overrides T/R pin.		
						1X010)		х	STBY	STANDBY	$\begin{array}{l} Rx \ ADC = OFF \\ Tx \ DAC = OFF \\ Aux\text{-}DAC = Last \ State \\ Aux\text{-}ADC = OFF \\ CLK = OFF \\ REF = ON \end{array}$	Slow turn-on time. Low standby power. Overrides T/R pin.		

X = Don't care.

*Bit E9 is not available in 8-bit mode.

ŋ
0
Ň
5
×
4
2

Table 5. External Tx-Rx Control Using T/\overline{R} Pin ($T/\overline{R} = 0 = Rx$ Mode, $T/\overline{R} = 1 = Tx$ Mode)

ADDRESS	DA	DATA BITS		DATA BITS		DATA BITS		DATA BITS		DATA BITS		DATA BITS		DATA BITS		S	T/R	STATE	FUNCTION Rx TO Tx-Tx TO Rx	DESCRIPTION	COMMENT
A3 A2 A1 A0	E3	E2	E1	E0	PIN 27		SWITCHING SPEED														
					0	Ext1-Rx	FAST-SLOW	Rx Mode: Rx ADC = ON Tx DAC = ON Rx Bus = Enable	Moderate Power: Fast Rx to Tx when T/\overline{R} transitions 0 to 1.												
	0011				1	Ext1-Tx	FAST-SLOW	Tx Mode: Rx ADC = OFF Tx DAC = ON Tx Bus = Enable	Low Power: Slow Tx to Rx when T/\overline{R} transitions 1 to 0.												
	0100				0	Ext2-Rx (Default)	SLOW-FAST	Rx Mode: Rx ADC = ON Tx DAC = OFF Rx Bus = Enable	Low Power: Slow Rx to Tx when T/\overline{R} transitions 0 to 1.												
0000 (16-Bit Mode)					1	Ext2-Tx	SLOW-FAST	Tx Mode: Rx ADC = ON Tx DAC = ON Tx Bus = Enable	Moderate Power: Fast Tx to Rx when T/R transitions 1 to 0.												
or 1000 (8-Bit Mode)	(0101	0	Ext3-Rx		Rx Mode: Rx ADC = ON Tx DAC = OFF Rx Bus = Enable	Low Power: Slow Rx to Tx when T/\overline{R} transitions 0 to 1.														
				1	Ext3-Tx	SLOW-SLOW	Tx Mode: Rx ADC = OFF Tx DAC = ON Tx Bus = Enable	Low Power: Slow Tx to Rx when T/\overline{R} transitions 1 to 0.													
			10		0 Ext4-Rx			Rx Mode: Rx ADC = ON Tx DAC = ON Rx Bus = Enable	Moderate Power: Fast Rx to Tx when T/R transitions 0 to 1.												
		0110		1	Ext4-Tx	FAST-FAST	Tx Mode: Rx ADC = ON Tx DAC = ON Tx Bus = Enable	Moderate Power: Fast Tx to Rx when T/\overline{R} transitions 1 to 0.													

	ADDRESS		C	DATA BITS			T/R	MODE	FUNCTION (Tx-Rx SWITCHING	DESCRIPTION	COMMENTS		
A3	A2	A1	A 0	E3	E2	E1	E0	PIN 27		SPEED)			
	0000 (16-Bit Mode) or 1000 (8-Bit Mode)			1011			1011 X		SPI1-Rx	$T_X DAC = OFE$		Low Power: Slow Rx to Tx through SPI command.	
(1			e)	1100				х	SPI2-Tx	SLOW	Tx Mode: Rx ADC = OFF Tx DAC = ON Tx Bus = Enable	Low Power: Slow Tx to Rx through SPI command.	
(8			e)) 1101		1101 X			1101		SPI3-Rx	FAST	Rx Mode: Rx ADC = ON Tx DAC = ON Rx Bus = Enabled
			1110				х	SPI4-Tx	FAST	Tx Mode: Rx ADC = ON Tx DAC = ON Tx Bus = Enabled	Moderate Power: Fast Tx to Rx through SPI command.		

Table 6. Tx-Rx Control Using SPI Commands

X = Don't care.

In ENABLE-16 mode, the aux-DACs have independent control bits E4, E5, and E6, and bit E9 enables the aux-ADC. Table 7 shows the auxiliary DAC enable codes and Table 8 shows the auxiliary ADC enable code. Bits E11 and E10 are reserved. Program bits E11 and E10 to logic-low.

Modes aux-DAC1, aux-DAC2, and aux-DAC3 select the aux-DAC channels named DAC1, DAC2, and DAC3 and hold the data inputs for each DAC. Bits _D11-_D0 are the data inputs for each aux-DAC and can be programmed through SPI. The MAX19705 also includes two 6-bit registers that can be programmed to adjust the offsets for the Tx DAC I and Q channels independently (see Table 9). Use the COMSEL mode to select the output common-mode voltage with bits CM1 and CM0 (see Table 10). Use aux-ADC mode to start the auxiliary ADC conversion (see the 10-Bit, 333ksps Auxiliary ADC section for details). Use ENABLE-8 mode for faster enable and switching between shutdown, idle, and standby states as well as switching between FAST, SLOW, Rx and Tx modes.

Table 7. Aux-DAC Enable Table(ENABLE-16 Mode)

E6	E5	E4	Aux-DAC3	Aux-DAC2	Aux-DAC1	
0	0	0	ON	ON	ON	
0	0	1	ON	ON	OFF	
0	1	0	ON	OFF	ON	
0	1	1	ON	OFF	OFF	
1	0	0	OFF	ON	ON	
1	0	1	OFF	ON	OFF	
1	1	0	OFF	OFF	ON	
1	1	1	OFF	OFF	OFF	

Table 8. Aux-ADC Enable Table(ENABLE-16 Mode)

E9	SELECTION
0 (Default)	Aux-ADC is Powered ON
1	Aux-ADC is Powered OFF

BITS	IO5–IO0 WHEN IN	IOFFSET MODE, I	BITS QO5-QO0 W	HEN IN QOFFSET	MODE	OFFSET 1 LSB =
IO5/QO5	IO4/QO4	IO3/QO3	IO2/QO2	IO1/QO1	IO0/QO0	(VFS _{P-P} / 1023)
1	1	1	1	1	1	-31 LSB
1	1	1	1	1	0	-30 LSB
1	1	1	1	0	1	-29 LSB
•	•	•	•	•	•	•
•	•	•	•	•	•	•
•	•	•	•	•	•	•
1	0	0	0	1	0	-2 LSB
1	0	0	0	0	1	-1 LSB
1	0	0	0	0	0	0mV
0	0	0	0	0	0	0mV (Default)
0	0	0	0	0	1	1 LSB
0	0	0	0	1	0	2 LSB
•	•	•	•	•	•	•
•	•	•	•	•	•	•
•	•	•	•	•	•	•
0	1	1	1	0	1	29 LSB
0	1	1	1	1	0	30 LSB
0	1	1	1	1	1	31 LSB

Table 9. Offset Control Bits for I and Q Channels (IOFFSET or QOFFSET Mode)

Note: For transmit full scale of ±400mV: 1 LSB = (800mV_{P-P} / 1023) = 0.7820mV.

Table 10. Common-Mode Select (COMSEL Mode)

CM1	СМО	Tx DAC OUTPUT COMMON MODE (V)
0	0	1.35 (Default)
0	1	1.20
1	0	1.05
1	1	0.90

Shutdown mode offers the most dramatic power savings by shutting down all the analog sections of the MAX19705 and placing the Rx ADC digital outputs in tri-state mode. When the Rx ADC outputs transition from tri-state to ON, the last converted word is placed on the digital outputs. The Tx DAC previously stored data is lost when coming out of shutdown mode. The wake-up time from shutdown mode is dominated by the time required to charge the capacitors at REFP, REFN, and COM. In internal reference mode and buffered external reference mode, the wake-up time is typically 84.9µs to enter Rx mode and 26.4µs to enter Tx mode.

In idle mode, the reference and clock distribution circuits are powered, but all other functions are off. The

Rx ADC outputs are forced to tri-state. The wake-up time is 10.9µs to enter Rx mode and 6µs to enter Tx mode. When the Rx ADC outputs transition from tri-state to ON, the last converted word is placed on the digital outputs.

In standby mode, the reference is powered, but the rest of the device functions are off. The wake-up time from standby mode is 17.6µs to enter Rx mode and 25µs to enter Tx mode. When the Rx ADC outputs transition from tri-state to active, the last converted word is placed on the digital outputs.

FAST and SLOW Rx and Tx Modes

In addition to the external Tx-Rx control, the MAX19705 also features SLOW and FAST modes for switching between Rx and Tx operation. In FAST Tx mode, the Rx ADC core is powered on but the ADC core digital outputs are tri-stated on the D0–D9 bus; likewise, in FAST Rx mode, the transmit DAC core is powered on but the DAC core digital inputs are tri-stated on the D0–D9 bus. The switching time between Tx to Rx or Rx to Tx is FAST because the converters are on and do not have to recover from a power-down state. In FAST mode, the switching time between Rx to Tx and Tx to Rx is 0.5µs.



However, power consumption is higher in this mode because both the Tx and Rx cores are always on. To prevent bus contention in these states, the Rx ADC output buffers are tri-stated during Tx and the Tx DAC input bus is tri-stated during Rx.

In SLOW mode, the Rx ADC core is off during Tx; likewise the Tx DAC is turned off during Rx to yield lower power consumption in these modes. For example, the power in SLOW Tx mode is 22.2mW. The power consumption during Rx is 21mW compared to 28.2mW power consumption in FAST mode. However, the recovery time between states is increased. The switching time in SLOW mode between Rx to Tx is 6µs and Tx to Rx is 8.1µs.

External T/R Switching Control vs. Serial-Interface Control

Bit E3 in the ENABLE-16 or ENABLE-8 register determines whether the device Tx-Rx mode is controlled externally through the T/\overline{R} input (E3 = low) or through the SPI command (E3 = high). By default, the MAX19705 is in the external Tx-Rx control mode. In the external control mode, use the T/\overline{R} input (pin 27) to switch between Rx and Tx modes. Using the T/\overline{R} pin provides faster switching between Rx and Tx modes. To override the external Tx-Rx control, program the MAX19705 through the serial interface. During SHDN, IDLE, or STBY modes, the T/\overline{R} input is overridden. To restore external Tx-Rx control, program bit E3 low and exit the SHDN, IDLE, or STBY modes through the serial interface.

SPI Timing

The serial digital interface is a standard 3-wire connection compatible with SPI/QSPI™/MICROWIRE/DSP interfaces. Set CS low to enable the serial data loading at DIN or output at DOUT. Following a CS high-to-low transition, data is shifted synchronously, most significant bit first, on the rising edge of the serial clock (SCLK). After 16 bits are loaded into the serial input register, data is transferred to the latch when CS transitions high. CS must transition high for a minimum of 80ns before the next write sequence. The SCLK can idle either high or low between transitions. Figure 6 shows the detailed timing diagram of the 3-wire serial interface.

QSPI is a trademark of Motorola, Inc.




Figure 6. Serial-Interface Timing Diagram

Mode-Recovery Timing

Figure 7 shows the mode-recovery timing diagram. twake is the wakeup time when exiting shutdown, idle, or standby mode and entering Rx or Tx mode. tenable is the recovery time when switching between either Rx or Tx mode. twake or tenable is the time for the Rx ADC to settle within 1dB of specified SINAD performance and Tx DAC settling to 10 LSB error. twake and tenable times are measured after either the 16-bit serial command is latched into the MAX19705 by a \overline{CS} transition high (SPI controlled) or a T/R logic transition (external Tx-Rx control). In FAST mode, the recovery time is 0.5µs to switch between Tx or Rx modes.

System Clock Input (CLK)

Both the Rx ADC and Tx DAC share the CLK input. The CLK input accepts a CMOS-compatible signal level set by OV_{DD} from 1.8V to V_{DD} . Since the interstage conversion of the device depends on the repeatability of

the rising and falling edges of the external clock, use a clock with low jitter and fast rise and fall times (< 2ns). Specifically, sampling occurs on the rising edge of the clock signal, requiring this edge to provide the lowest possible jitter. Any significant clock jitter limits the SNR performance of the on-chip Rx ADC as follows:

$$SNR = 20 \times \log \left(\frac{1}{2 \times \pi \times f_{IN} \times t_{AJ}}\right)$$

where f_{IN} represents the analog input frequency and t_{AJ} is the time of the clock jitter.

Clock jitter is especially critical for undersampling applications. Consider the clock input as an analog input and route away from any analog input or other digital signal lines. The MAX19705 clock input operates with an OV_{DD} / 2 voltage threshold and accepts a 50% ±15% duty cycle.




Figure 7. Mode-Recovery Timing Diagram

12-Bit, Auxiliary Control DACs

The MAX19705 includes three 12-bit aux-DACs (DAC1, DAC2, DAC3) with 1µs settling time for controlling variable-gain amplifier (VGA), automatic gain-control (AGC), and automatic frequency-control (AFC) functions. The aux-DAC output range is 0.1V to 2.56V. During power-up, the VGA and AGC outputs (DAC2 and DAC3) are at zero. The AFC DAC (DAC1) is at 1.1V during power-up. The aux-DACs can be independently controlled through the SPI bus, except during SHDN mode where the aux-DACs are turned off completely and the output voltage is set to zero. In STBY and IDLE modes the aux-DACs resume the last values.

Loading on the aux-DAC outputs should be carefully observed to achieve specified settling time and stability. The capacitive load must be kept to a maximum of 5pF including package and trace capacitance. The resistive load must be greater than 200k Ω . If capacitive loading exceeds 5pF, then add a 10k Ω resistor in series with the output. Adding the series resistor helps drive larger load capacitance (< 15pF) at the expense of slower settling time.

10-Bit, 333ksps Auxiliary ADC

The MAX19705 integrates a 333ksps, 10-bit aux-ADC with an input 4:1 multiplexer. In the aux-ADC mode register, setting bit AD0 begins a conversion with the auxiliary ADC. Bit AD0 automatically clears when the conversion is complete. Setting or clearing AD0 during a conversion has no effect (see Table 11). Bit AD1 determines the internal reference of the auxiliary ADC (see Table 12). Bits AD2 and AD3 determine the auxiliary ADC input source (see Table 13). Bits AD4, AD5, and AD6 select the number of averages taken when a single start-convert command is given. The conversion time increases as the number of averages increases (see Table 14). The conversion clock can be divided down from the system clock by properly setting bits AD7, AD8, and AD9 (see Table 15). The aux-ADC output data can be written out of DOUT by setting bit AD10 high (see Table 16).

The aux-ADC features a 4:1 input multiplexer to allow measurements on four input sources. The input sources are selected by AD3 and AD2 (see Table 13). Two of the multiplexer inputs (ADC1 and ADC2) can be connected to external sources such as an RF power detector like the MAX2208 or temperature sensor like the MAX6613. The other two multiplexer inputs are internal connections to VDD and OVDD that monitor the powersupply voltages. The internal Von and OV connections are made through integrated resistor-dividers that yield VDD / 2 and OVDD / 2 measurement results. The aux-ADC voltage reference can be selected between an internal 2.048V bandgap reference or VDD (see Table 12). The VDD reference selection is provided to allow measurement of an external voltage source with a full-scale range extending beyond the 2.048V level. The input source voltage range cannot extend above VDD.

Table 11. Auxiliary ADC Convert

AD0	SELECTION
0	Aux-ADC Idle (Default)
1	Aux-ADC Start-Convert

Table 12. Auxiliary ADC Reference

AD1	SELECTION
0	Internal 2.048V Reference (Default)
1	Internal V _{DD} Reference

Table 13. Auxiliary ADC Input Source

AD3	AD2	AUX-ADC INPUT SOURCE
0	0	ADC1 (Default)
0	1	ADC2
1	0	V _{DD} / 2
1	1	OV _{DD} / 2

MAX19705

The conversion requires 12 clock edges (1 for input sampling, 1 for each of the 10 bits, and 1 at the end for loading into the serial output register) to complete one conversion cycle (when no averaging is being done). Each conversion of an average (when averaging is set greater than 1) requires 12 clock edges. The conversion clock is generated from the system clock input (CLK). An SPI-programmable divider divides the system clock by the appropriate divisor (set with bits AD7, AD8, and AD9; see Table 15) and provides the conversion clock to the auxiliary ADC. The auxiliary ADC has a maximum conversion rate of 333ksps. The maximum conversion clock frequency is 4MHz (333ksps x 12 clocks). Choose the proper divider value to keep the conversion clock frequency under 4MHz, based upon the system CLK frequency supplied to the MAX19705 (see Table 15). The total conversion time (tCONV) of the auxiliary ADC can be calculated as $t_{CONV} = (12 x)$ NAVG x NDIV) / fCLK; where NAVG is the number of averages (see Table 14), NDIV is the CLK divisor (see Table 15), and fCLK is the system CLK frequency.

DOUT is normally in a tri-state condition. Upon setting the auxiliary ADC start conversion bit (bit ADO), DOUT becomes active and goes high, indicating that the aux-ADC is busy. When the conversion cycle is complete (including averaging), the data is placed into an output register and DOUT goes low, indicating that the output data is ready to be driven onto DOUT. When bit AD10 is set (AD10 = 1), the aux-ADC enters a data output mode where data is available on DOUT upon the next assertion low of \overline{CS} . The auxiliary ADC data is shifted out of DOUT (MSB first) with the data transitioning on the falling edge of the serial clock (SCLK). DOUT enters a tri-state condition when \overline{CS} is deasserted high. When bit AD10 is cleared (AD10 = 0), the aux-ADC data is not available on DOUT (see Table 16).

DIN can be written independent of DOUT state. A 16bit instruction at DIN updates the device configuration. To prevent modifying internal registers while reading data from DOUT, hold DIN at a high state. This effectively writes all ones into address 1111. Since address 1111 does not exist, no internal registers are affected.

Table 14. Auxiliary ADC Averaging

AD6	AD5	AD4	AUX-ADC AVERAGING
0	0	0	1 Conversion (No Averaging) (Default)
0	0	1	Average of 2 Conversions
0	1	0	Average of 4 Conversions
0	1	1	Average of 8 Conversions
1	0	0	Average of 16 Conversions
1	0	1	Average of 32 Conversions
1	1	Х	Average of 32 Conversions

X = Don't care.

Table 15. Auxiliary ADC Clock (CLK)Divider

AD9	AD8	AD7	AUX-ADC CONVERSION CLOCK
0	0	0	CLK Divided by 1 (Default)
0	0	1	CLK Divided by 2
0	1	0	CLK Divided by 4
0	1	1	CLK Divided by 8
1	0	0	CLK Divided by 16
1	0	1	CLK Divided by 32
1	1	0	CLK Divided by 64
1	1	1	CLK Divided by 128

Table 16. Auxiliary ADC Data OutputMode

AD10	SELECTION
0	Aux-ADC Data is Not Available on DOUT (Default)
1	Aux-ADC Enters Data Output Mode Where Data is Available on DOUT

Table 17. Reference Modes

VREFIN	REFERENCE MODE
> 0.8V x V _{DD}	Internal Reference Mode. V_{REF} is internally generated to be 0.512V. Bypass REFP, REFN, and COM each with a 0.33 μF capacitor.
1.024V ±10%	Buffered External Reference Mode. An external 1.024V \pm 10% reference voltage is applied to REFIN. V _{REF} is internally generated to be V _{REFIN} / 2. Bypass REFP, REFN, and COM each with a 0.33µF capacitor. Bypass REFIN to GND with a 0.1µF capacitor.

Reference Configurations

The MAX19705 features an internal precision 1.024V bandgap reference that is stable over the entire powersupply and temperature ranges. The REFIN input provides two modes of reference operation. The voltage at REFIN (V_{REFIN}) sets the reference operation mode (Table 17).

In internal reference mode, connect REFIN to V_{DD}. V_{REF} is an internally generated 0.512V ±4%. COM, REFP, and REFN are low-impedance outputs with V_{COM} = V_{DD} / 2, V_{REFP} = V_{DD} / 2 + V_{REF} / 2, and V_{REFN} = V_{DD} / 2 - V_{REF} / 2. Bypass REFP, REFN, and COM each with a 0.33µF capacitor. Bypass REFIN to GND with a 0.1µF capacitor.

In buffered external reference mode, apply 1.024V \pm 10% at REFIN. In this mode, COM, REFP, and REFN are low-impedance outputs with V_{COM} = V_{DD} / 2, V_{REFP} = V_{DD} / 2 + V_{REFIN} / 4, and V_{REFN} = V_{DD} / 2 - V_{REFIN} / 4. Bypass REFP, REFN, and COM each with a 0.33µF capacitor. Bypass REFIN to GND with a 0.1µF capacitor. In this mode, the Tx DAC full-scale output is proportional to the external reference. For example, if the V_{REFIN} is increased by 10% (max), the Tx DAC full-scale output is also increased by 10% or ±440mV.

_Applications Information

Using Balun Transformer AC-Coupling

An RF transformer (Figure 8) provides an excellent solution to convert a single-ended signal source to a fully differential signal for optimum ADC performance. Connecting the center tap of the transformer to COM provides a V_{DD} / 2 DC level shift to the input. A 1:1 transformer can be used, or a step-up transformer can be selected to reduce the drive requirements. In general, the MAX19705 provides better SFDR and THD with fully differential input signals than single-ended signals,




Figure 8. Balun Transformer-Coupled Single-Ended-to-Differential Input Drive for Rx ADC

especially for high input frequencies. In differential mode, even-order harmonics are lower as both inputs (IAP, IAN, QAP, QAN) are balanced, and each of the Rx ADC inputs only requires half the signal swing compared to single-ended mode. Figure 9 shows an RF transformer converting the MAX19705 Tx DAC differential analog outputs to single-ended.




Figure 9. Balun Transformer-Coupled Differential-to-Single-Ended Output Drive for Tx DAC




Figure 10. Single-Ended Drive for Rx ADC

Using Op-Amp Coupling

Drive the MAX19705 Rx ADC with op amps when a balun transformer is not available. Figures 10 and 11 show the Rx ADC being driven by op amps for AC-coupled single-ended and DC-coupled differential applications. Amplifiers such as the MAX4454 and MAX4354 provide high speed, high bandwidth, low noise, and low distortion to maintain the input signal integrity. The op-amp circuit shown in Figure 11 can also be used to interface with the Tx DAC differential analog outputs to provide gain or buffering. The Tx DAC differential analog outputs cannot be used in single-ended mode because of the internally generated common-mode level. Also, the Tx DAC analog outputs are designed to drive a differential input stage with input impedance \geq 70k Ω . If single-ended outputs are desired, use an amplifier to provide differential-to-single-ended conversion and select an amplifier with proper input commonmode voltage range.

TDD Mode

The MAX19705 is optimized to operate in TDD applications. When FAST mode is selected, the MAX19705 can switch between Tx and Rx modes through the T/R pin in typically 0.5µs. The Rx ADC and Tx DAC operate independently. The Rx ADC and Tx DAC digital bus are shared forming a single 10-bit parallel bus. Using the 3wire serial interface or external T/R pin, select between Rx mode to enable the Rx ADC or Tx mode to enable the Tx DAC. When operating in Rx mode, the Tx DAC bus is not enabled and in Tx mode the Rx ADC bus is tri-stated, eliminating any unwanted spurious emissions and preventing bus contention. In TDD mode, the MAX19705 uses 28.2mW power at f_{CLK} = 7.5MHz.

TDD Application

Figure 12 illustrates a typical TDD application circuit. The MAX19705 interfaces directly with the radio frontends to provide a complete "RF-to-Bits" solution for TDD applications. The MAX19705 provides several system benefits to digital baseband developers.

- Fast Time-to-Market
- High-Performance, Low-Power Analog Functions
- Low Risk, Proven Analog Front-End Solution
- No Mixed-Signal Test Times
- No NRE Charges
- No IP Royalty Charges
- Enables Digital Baseband to Scale with 65nm to 90nm CMOS






Figure 11. Rx ADC DC-Coupled Differential Drive




Figure 12. Typical Application Circuit for TDD Radio

MAX19705

Grounding, Bypassing, and Board Layout

The MAX19705 requires high-speed board layout design techniques. Refer to the MAX19705 EV kit data sheet for a board layout reference. Place all bypass capacitors as close to the device as possible, preferably on the same side of the board as the device, using surface-mount devices for minimum inductance. Bypass V_{DD} to GND with a 0.1µF ceramic capacitor in parallel with a 2.2µF capacitor. Bypass OV_{DD} to OGND with a 0.1µF ceramic capacitor. Bypass REFP, REFN, and COM each to GND with a 0.33µF ceramic capacitor. Bypass REFIN to GND with a 0.1µF ceramic capacitor.

Multilayer boards with separated ground and power planes yield the highest level of signal integrity. Use a split ground plane arranged to match the physical location of the analog ground (GND) and the digital outputdriver ground (OGND) on the device package. Connect the MAX19705 exposed backside paddle to GND plane. Join the two ground planes at a single point so the noisy digital ground currents do not interfere with the analog ground plane. The ideal location for this connection can be determined experimentally at a point along the gap between the two ground planes. Make this connection with a low-value, surfacemount resistor (1 Ω to 5 Ω), a ferrite bead, or a direct short. Alternatively, all ground pins could share the same ground plane, if the ground plane is sufficiently isolated from any noisy digital system's ground plane (e.g., downstream output buffer or DSP ground plane).

Route high-speed digital signal traces away from sensitive analog traces. Make sure to isolate the analog




Figure 13a. Integral Nonlinearity

input lines to each respective converter to minimize channel-to-channel crosstalk. Keep all signal lines short and free of 90° turns.

_Dynamic Parameter Definitions

ADC and DAC Static Parameter Definitions Integral Nonlinearity (INL)

Integral nonlinearity is the deviation of the values on an actual transfer function from a straight line. This straight line can be either a best-straight-line fit or a line drawn between the end points of the transfer function, once offset and gain errors have been nullified. The static linearity parameters for the device are measured using the best-straight-line fit (DAC Figure 13a).

Differential Nonlinearity (DNL)

Differential nonlinearity is the difference between an actual step width and the ideal value of 1 LSB. A DNL error specification of less than 1 LSB guarantees no missing codes (ADC) and a monotonic transfer function (ADC and DAC) (DAC Figure 13b).

ADC Offset Error

Ideally, the midscale transition occurs at 0.5 LSB above midscale. The offset error is the amount of deviation between the measured transition point and the ideal transition point.

DAC Offset Error

Offset error (Figure 13a) is the difference between the ideal and actual offset point. The offset point is the output value when the digital input is midscale. This error affects all codes by the same amount and usually can be compensated by trimming.




Figure 13b. Differential Nonlinearity



ADC Gain Error

Ideally, the ADC full-scale transition occurs at 1.5 LSB below full scale. The gain error is the amount of deviation between the measured transition point and the ideal transition point with the offset error removed.

ADC Dynamic Parameter Definitions

Aperture Jitter

Figure 14 shows the aperture jitter (t_{AJ}) , which is the sample-to-sample variation in the aperture delay.

Aperture Delay

Aperture delay (t_{AD}) is the time defined between the rising edge of the sampling clock and the instant when an actual sample is taken (Figure 14).

Signal-to-Noise Ratio (SNR)

For a waveform perfectly reconstructed from digital samples, the theoretical maximum SNR is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error) and results directly from the ADC's resolution (N bits):

 $SNR(max) = 6.02dB \times N + 1.76dB$ (in dB)

In reality, there are other noise sources besides quantization noise: thermal noise, reference noise, clock jitter, etc. SNR is computed by taking the ratio of the RMS signal to the RMS noise. RMS noise includes all spectral components to the Nyquist frequency excluding the fundamental, the first five harmonics, and the DC offset.




Figure 14. T/H Aperture Timing

Signal-to-Noise and Distortion (SINAD)

SINAD is computed by taking the ratio of the RMS signal to the RMS noise. RMS noise includes all spectral components to the Nyquist frequency excluding the fundamental and the DC offset.

Effective Number of Bits (ENOB)

ENOB specifies the dynamic performance of an ADC at a specific input frequency and sampling rate. An ideal ADC's error consists of quantization noise only. ENOB for a full-scale sinusoidal input waveform is computed from:

$$ENOB = (SINAD - 1.76) / 6.02$$

Total Harmonic Distortion (THD)

THD is typically the ratio of the RMS sum of the first five harmonics of the input signal to the fundamental itself. This is expressed as:

$$THD = 20 \times log \left[\frac{\sqrt{(V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2)}}{V_1} \right]$$

where V_1 is the fundamental amplitude and V_2 – V_6 are the amplitudes of the 2nd- through 6th-order harmonics.

Third Harmonic Distortion (HD3)

HD3 is defined as the ratio of the RMS value of the third harmonic component to the fundamental input signal.

Spurious-Free Dynamic Range (SFDR)

SFDR is the ratio expressed in decibels of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next-largest spurious component, excluding DC offset.

Intermodulation Distortion (IMD)

IMD is the total power of the intermodulation products relative to the total input power when two tones, f_1 and f_2 , are present at the inputs. The intermodulation products are ($f_1 \pm f_2$), (2 × f_1), (2 × f_2), (2 × $f_1 \pm f_2$), (2 × $f_2 \pm f_1$). The individual input tone levels are at -7dBFS.

3rd-Order Intermodulation (IM3)

IM3 is the power of the worst 3rd-order intermodulation product relative to the input power of either input tone when two tones, f_1 and f_2 , are present at the inputs. The 3rd-order intermodulation products are $(2 \times f_1 \pm f_2)$, $(2 \times f_2 \pm f_1)$. The individual input tone levels are at -7dBFS.

Power-Supply Rejection

Power-supply rejection is defined as the shift in offset and gain error when the power supply is changed $\pm 5\%$.

Small-Signal Bandwidth

A small -20dBFS analog input signal is applied to an ADC in such a way that the signal's slew rate does not limit the ADC's performance. The input frequency is then swept up to the point where the amplitude of the digitized conversion result has decreased by 3dB. Note that the T/H performance is usually the limiting factor for the small-signal input bandwidth.

Full-Power Bandwidth

A large -0.5dBFS analog input signal is applied to an ADC, and the input frequency is swept up to the point where the amplitude of the digitized conversion result has decreased by 3dB. This point is defined as the full-power bandwidth frequency.

DAC Dynamic Parameter Definitions

Total Harmonic Distortion

THD is the ratio of the RMS sum of the output harmonics up to the Nyquist frequency divided by the fundamental:

THD = 20 x log
$$\left[\frac{\sqrt{(V_2^2 + V_3^2 + ... + V_n^2)}}{V_1} \right]$$

where V_1 is the fundamental amplitude and V_2 through V_n are the amplitudes of the 2nd through nth harmonic up to the Nyquist frequency.

Spurious-Free Dynamic Range


Spurious-free dynamic range (SFDR) is the ratio of RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next-largest distortion component up to the Nyquist frequency excluding DC.

PART	DESCRIPTION	SAMPLING RATE (Msps)
MAX19700	Dual 10-Bit Rx ADC, Dual 10-Bit Tx DAC, Integrated TD-SCDMA Filters, Three 12-Bit Auxiliary DACs	7.5
MAX19708	Dual 10-Bit Rx ADC, Dual 10-Bit Tx DAC, Integrated TD-SCDMA Filters, Three 12-Bit Auxiliary DACs, 10-Bit Auxiliary ADC with 4:1 Input Mux	11
MAX19705/MAX19706 [†] /MAX19707 [†]	Dual 10-Bit Rx ADC, Dual 10-Bit Tx DAC, Three 12-Bit Auxiliary DACs, 10-Bit Auxiliary ADC with 4:1 Input Mux	7.5/22/45

Selector Guide


[†]Future product—contact factory for availability.

Functional Diagram



Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <u>www.maxim-ic.com/packages</u>.)



MAX19705

M/IXI/M

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)

					CON	IMON [DIMENSIONS										Expose	ed pai) VARI	ATIONS					
						CUSTOM PKG.			PKG.	DEPOPULATED	D2			EZ			JEDEC MO220	DOWN BONDS							
PKG		32L 7x	-	44L 7x7			101 7	BL 7x7		(T4877- 481, 7x)	•	Ι.	56L 7x	,	CODES	LEADS	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		ALLOWED	
							<u> </u>									T3277-1	-	4.55	4.70	4.85	4.55	4.70	4.85	-	NO
SYMBOL		NOM.		<u> </u>	NOM.			NOM.	<u> </u>	<u> </u>	NOM.		-	NOM.		T3277-2	-	4.55	4.70		4.55		4.85	-	YES
A	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.60	0.70	0.75	0.80	0.70	0.75	0.80	T4477-1	-	4.55	4.70	4.85	4.55			WKKD-1	NO
A1	0	0.02	0.05	0	0.02	0.05	٥	0.02	0.05	0	0.02	0.05	٥	-	0.05	T 44 77-2	-	4.55	4.70	4.85	4.55				YES
A2	(20 RE	F.	().20 R	F.		0.20 R	F.	<u> </u>	0.20 RE	F.).20 RE	<u>.</u>	T4477-3	-	4.55	4.70	4.85	4.55			WKKD-1	YES
b	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30	0.20	0.25	0.30	0.15	0.20	0.25		13,24,37,48	4.20	4.30	4.4D	4.20			-	NO
D		7.00	7.10	6.90	7.00	7.10	6.90	7.00	7.10	6.90	7.00	7.10	6.90	7.00	7.10	T4877-2	-		5.60	5.63 5.25	5.45			-	NO
E	6.90	7.00	7.10	6.90	7.00	7.10	6.90	7.00	7.10	6.90	7.00	7.10	6,90	7.00	7.10	T4877-3	-				4.95 5.45		5.25 5.63	-	YES
9	0).65 BS	SC.	<u> </u>).50 BS	SC.	<u> </u>	0.50 B	50.	ļ (),50 BS	sc.	<u> </u>).40 BS	<u>sc.</u>	14877-5	-		5.60 2.50		2.40		2.60	-	NO
k	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-	0.25	0.35	0.45	T4877-6	-		5.60	5.63	5.45		5.63	-	NO
L	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	0.45	0.55	0.65	0.40	0.50	0.60	T5677-1	-	5.20	5.30	5.40	5.20			-	YES
LI	-	-	-	-	-	-	-	-	-	-	-	-	0.30	0.40	0.50										
N		32			- 44			48			44			56			T4877-1 IS					ITH 4	LEADS	S DEPOP	ULATED.
N ND		32 8			44 11			48 12			44 10			56 14			t4877—1 is Total Numbe					ITH 4	LEADS	s depop	ULATED.
																						1TH 4	LEADS	5 DEPOP	ULATED.
ND NE 1. D 2. A 3. N 4. T	iimens All di N IS 1 The ti SPP-	8 SIONIN IMENS THE 1 ERMIN 012.	SIONS TOTAL IAL # DET	ARE NUM 1 IDE AILS	11 11 ERANC IN M BER (INTIFIE OF T	illime DF TE ER AN	ETERS ERMIN ND TE	12 12 DRM ALS.	GLES AL NU	are Jmbei Er ai	10 12 (14.5) IN DE RING RE OF	CONV	éntic Al, B	14 14 14 UT M	UST E	ONFORM T	o jesd 95	R OF				ITH 4	LEADS	S DEPOP	ULATED.
ND NE 1. D 2. A 3. N 4. T	iimens All di N IS 1 The ti SPP-	8 8 SIONII IMENS THE 1 ERMIN 012. ZONE SION	SIONS TOTAL IAL # DET INDK	ARE NUM 1 IDE AILS CATED PLIES	11 11 IN M BER (NTIFIE OF T . THE TO	ILLIME DF TE ER AN ERMIN TER METAL	ETERS ERMIN ND TE NAL # MINAL	12 12 0RM . ANG ALS. RMIN 1 IDE . #1 0 TER	al nu entifi ident	ARE JMBEI ER AI TIFIER L AND	10 12 Y14.5 IN DE RING RE OF MAY	CONV PTION BE	ENTIC AL, B EITHE	14 14 14 UT M R A 1	ust e Wold	ONFORM T	O JESD 95	R OF				ITH 4	LEAD	s depop	ULATED.

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 __

© 2005 Maxim Integrated Products Printed USA MAXIM is a registered trademark of Maxim Integrated Products, Inc.

_ 37